Jitter characteristics of an on-chip voltage reference-locked time-to-digital converter

被引:0
|
作者
Ilkka Nissinen
Juha Kostamovaara
机构
[1] University of Oulu,Department of Electrical and Information Engineering, Electronics Laboratory
关键词
Jitter; Reference locked oscillator; Time-to-digital converter; Phase noise;
D O I
暂无
中图分类号
学科分类号
摘要
The noise and jitter characteristics of an on-chip voltage reference-locked ring oscillator used in the time-to-digital converter (TDC) of the integrated receiver of a pulsed time-of-flight laser rangefinder are presented. The frequency of the ring oscillator, 683 MHz, was locked to the on-chip voltage reference by means of a frequency-to-voltage converter, resulting in better than 90 ppm/°C stability. The noise and jitter transfer characteristics of the loop were derived, and simulations were performed to see the effects of different noise types (white and 1/f noise) on the cumulative jitter of the locked ring oscillator. Finally, these results were verified by jitter measurements performed using an integrated time-to-digital converter (TDC) fabricated on the same die (0.18 μm CMOS process). The cumulative jitter of the on-chip reference-locked ring oscillator was less than 30 ps (sigma value) over a time range of 70 ns, which made it possible to use this oscillator as the heart of a TDC when aiming at centimetre-level precision (1 cm = 67 ps) in laser ranging.
引用
收藏
页码:271 / 280
页数:9
相关论文
共 50 条
  • [21] Design of a delay-locked-loop-based time-to-digital converter
    Ma Zhaoxin
    Bai Xuefei
    Huang Lu
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (09)
  • [22] Design of a delay-locked-loop-based time-to-digital converter
    马昭鑫
    白雪飞
    黄鲁
    Journal of Semiconductors, 2013, (09) : 109 - 115
  • [23] All Digital Time-To-Digital Converter Using Single Delay-Locked Loop
    Huang, Hong-Yi
    Tsai, Yi-Jui
    Ho, Kung-Liang
    Lin, Chan-Yu
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 341 - 344
  • [24] On-chip voltage down converter for LV/LP digital system
    Jou, SJ
    Chen, TL
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1996 - 1999
  • [25] Algorithmic Time-to-Digital Converter
    Keranen, Pekka
    Kostamovaara, Juha
    2013 NORCHIP, 2013,
  • [26] A MULTIRANGE TIME-TO-DIGITAL CONVERTER
    ZINOV, VG
    MARIN, NA
    SELIKOV, AV
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1993, 36 (06) : 891 - 893
  • [27] A MULTISTOP TIME-TO-DIGITAL CONVERTER
    FESTA, E
    SELLEM, R
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH, 1981, 188 (01): : 99 - 104
  • [28] A low jitter 1.6 GHz multiplying DLL utilizing a scrambling time-to-digital converter and digital correlation
    Helal, Betal M.
    Straayer, Matthew Z.
    Wei, Gu-Yeon
    Perrott, Michael H.
    2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 166 - 167
  • [29] Power-Efficient Time-to-Digital Converter for All-Digital Frequency Locked Loops
    Pasha, Muhammad Touqir
    Andersson, Niklas U.
    Vesterbacka, Mark
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 300 - 303
  • [30] A high resolution digital CMOS time-to-digital converter based on nested delay locked loops
    Mantyniemi, A
    Rahkonen, T
    Kostamovaara, J
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 537 - 540