共 50 条
- [23] All Digital Time-To-Digital Converter Using Single Delay-Locked Loop IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 341 - 344
- [24] On-chip voltage down converter for LV/LP digital system ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1996 - 1999
- [27] A MULTISTOP TIME-TO-DIGITAL CONVERTER NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH, 1981, 188 (01): : 99 - 104
- [28] A low jitter 1.6 GHz multiplying DLL utilizing a scrambling time-to-digital converter and digital correlation 2007 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2007, : 166 - 167
- [29] Power-Efficient Time-to-Digital Converter for All-Digital Frequency Locked Loops 2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 300 - 303
- [30] A high resolution digital CMOS time-to-digital converter based on nested delay locked loops ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 537 - 540