Jitter characteristics of an on-chip voltage reference-locked time-to-digital converter

被引:0
|
作者
Ilkka Nissinen
Juha Kostamovaara
机构
[1] University of Oulu,Department of Electrical and Information Engineering, Electronics Laboratory
关键词
Jitter; Reference locked oscillator; Time-to-digital converter; Phase noise;
D O I
暂无
中图分类号
学科分类号
摘要
The noise and jitter characteristics of an on-chip voltage reference-locked ring oscillator used in the time-to-digital converter (TDC) of the integrated receiver of a pulsed time-of-flight laser rangefinder are presented. The frequency of the ring oscillator, 683 MHz, was locked to the on-chip voltage reference by means of a frequency-to-voltage converter, resulting in better than 90 ppm/°C stability. The noise and jitter transfer characteristics of the loop were derived, and simulations were performed to see the effects of different noise types (white and 1/f noise) on the cumulative jitter of the locked ring oscillator. Finally, these results were verified by jitter measurements performed using an integrated time-to-digital converter (TDC) fabricated on the same die (0.18 μm CMOS process). The cumulative jitter of the on-chip reference-locked ring oscillator was less than 30 ps (sigma value) over a time range of 70 ns, which made it possible to use this oscillator as the heart of a TDC when aiming at centimetre-level precision (1 cm = 67 ps) in laser ranging.
引用
收藏
页码:271 / 280
页数:9
相关论文
共 50 条
  • [41] On-chip Reference-less Clock Jitter Measurement
    Bal, Ankur
    Singh, Rupesh
    2018 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS 2018), 2018,
  • [42] Compact algorithmic time-to-digital converter
    Li, Shuo
    Salthouse, Christopher D.
    ELECTRONICS LETTERS, 2015, 51 (03) : 213 - U36
  • [43] An interpolating time-to-digital converter on an FPGA
    Chulkov, V. A.
    Medvedev, A. V.
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 2009, 52 (06) : 788 - 792
  • [44] A REVIEW OF CMOS TIME-TO-DIGITAL CONVERTER
    Wang, Zixuan
    Huang, Cheng
    Wu, Jianhui
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (07)
  • [45] An interpolating time-to-digital converter on an FPGA
    V. A. Chulkov
    A. V. Medvedev
    Instruments and Experimental Techniques, 2009, 52 : 788 - 792
  • [46] A Time-to-Digital Converter with Small Circuitry
    Shimizu, Kazuya
    Kaneta, Masato
    Lin, HaiJun
    Kobayashi, Haruo
    Takai, Nobukazu
    Hotta, Masao
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 109 - +
  • [47] On-chip digitally trimmable voltage reference
    Spilka, R.
    Hirth, M.
    Hilber, G.
    Ostermann, T.
    2007 NORCHIP, 2007, : 212 - 215
  • [48] On-chip digital jitter measurement, from megahertz to gigahertz
    Sunter, S
    Roy, A
    IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (04): : 314 - 321
  • [49] Methodology for on-chip adaptive jitter minimization in phase-locked loops
    Mansuri, M
    Hadiashar, A
    Yang, CKK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (11) : 870 - 878
  • [50] Just-Enough Strategy for Accurate Clock Jitter Measurement Using A Cyclic Time-to-Digital Converter
    Su, Yung-Chuan
    Huang, Shi-Yu
    2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 45 - 46