共 50 条
- [31] Analysis of Time-to-Digital Converter to Design a Low Power All Digital Phase Locked Loop 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
- [33] A 15ps resolution time-to-digital converter with on-chip PLL counting for LiDAR multi-object sensors MICROELECTRONICS JOURNAL, 2019, 92
- [34] On-chip voltage down converter for low-power digital system IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (05): : 617 - 625
- [36] On-chip accumulated jitter measurement for phase-locked loops ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1184 - 1187
- [38] Multi-channel time-to-digital converter chip for drift chamber readout IEEE Transactions on Nuclear Science, 1996, 43 (3 pt 2): : 1720 - 1724
- [39] A multi-channel time-to-digital converter chip for drift chamber readout 1995 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD, VOLS 1-3, 1996, : 285 - 288