Jitter characteristics of an on-chip voltage reference-locked time-to-digital converter

被引:0
|
作者
Ilkka Nissinen
Juha Kostamovaara
机构
[1] University of Oulu,Department of Electrical and Information Engineering, Electronics Laboratory
关键词
Jitter; Reference locked oscillator; Time-to-digital converter; Phase noise;
D O I
暂无
中图分类号
学科分类号
摘要
The noise and jitter characteristics of an on-chip voltage reference-locked ring oscillator used in the time-to-digital converter (TDC) of the integrated receiver of a pulsed time-of-flight laser rangefinder are presented. The frequency of the ring oscillator, 683 MHz, was locked to the on-chip voltage reference by means of a frequency-to-voltage converter, resulting in better than 90 ppm/°C stability. The noise and jitter transfer characteristics of the loop were derived, and simulations were performed to see the effects of different noise types (white and 1/f noise) on the cumulative jitter of the locked ring oscillator. Finally, these results were verified by jitter measurements performed using an integrated time-to-digital converter (TDC) fabricated on the same die (0.18 μm CMOS process). The cumulative jitter of the on-chip reference-locked ring oscillator was less than 30 ps (sigma value) over a time range of 70 ns, which made it possible to use this oscillator as the heart of a TDC when aiming at centimetre-level precision (1 cm = 67 ps) in laser ranging.
引用
收藏
页码:271 / 280
页数:9
相关论文
共 50 条
  • [31] Analysis of Time-to-Digital Converter to Design a Low Power All Digital Phase Locked Loop
    Kumar, Sathish T. M.
    Periasamy, P. S.
    Nandhini, G.
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [32] A LOW POWER TIME-TO-DIGITAL CONVERTER FOR ALL-DIGITAL PHASE-LOCKED LOOP
    Yu Guangming Wang YuYang Huazhong (Department of Electronic Engineering
    Journal of Electronics(China), 2011, 28 (03) : 402 - 408
  • [33] A 15ps resolution time-to-digital converter with on-chip PLL counting for LiDAR multi-object sensors
    Duan, Jiangkun
    Liu, Maliang
    Zhu, Zhangming
    Yang, Yintang
    MICROELECTRONICS JOURNAL, 2019, 92
  • [34] On-chip voltage down converter for low-power digital system
    Jou, SJ
    Chen, TS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (05): : 617 - 625
  • [35] A Digital PLL With a Stochastic Time-to-Digital Converter
    Kratyuk, Volodymyr
    Hanumolu, Pavan Kumar
    Ok, Kerem
    Moon, Un-Ku
    Mayaram, Kartikeya
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (08) : 1612 - 1621
  • [36] On-chip accumulated jitter measurement for phase-locked loops
    Li, Chih-Feng
    Yang, Shao-Sheng
    Chang, Tsin-Yuan
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1184 - 1187
  • [37] A multi-channel time-to-digital converter chip for drift chamber readout
    Chau, A
    DeBusschere, D
    Dow, SF
    Flasck, J
    Levi, ME
    Kirsten, F
    Su, E
    Santos, DM
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (03) : 1720 - 1724
  • [38] Multi-channel time-to-digital converter chip for drift chamber readout
    Chau, Alan
    DeBusschere, Derek
    Dow, Scott F.
    Flasck, Jeremy
    Levi, Michael E.
    Kirsten, Frederick
    Su, Edwin
    Santos, Dinis M.
    IEEE Transactions on Nuclear Science, 1996, 43 (3 pt 2): : 1720 - 1724
  • [39] A multi-channel time-to-digital converter chip for drift chamber readout
    Chau, A
    DeBusschere, D
    Dow, S
    Flasck, J
    Levi, ME
    Kirsten, F
    Su, E
    Santos, DM
    1995 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD, VOLS 1-3, 1996, : 285 - 288
  • [40] ON-CHIP MOS SUPPLY VOLTAGE CONVERTER
    LAU, KT
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1989, 35 (04) : 872 - 875