Die-to-Wafer (D2W) Processing and Reliability for 3D Packaging of Advanced Node Logic

被引：6

作者：

England, Luke ^{[1
]}

Fisher, Daniel ^{[1
]}

Rivera, Katie ^{[1
]}

Guthrie, Bill ^{[1
]}

Kuo, Ping-Jui ^{[2
]}

Lee, Chang-Chi ^{[2
]}

Hsu, Che-Ming ^{[2
]}

Min, Fan-Yu ^{[2
]}

Kang, Kuo-Chang ^{[2
]}

Weng, Chen-Yuan ^{[2
]}

机构：

[1] GLOBALFOUNDRIES, Austin, TX 78735 USA

[2] ASE, Kaohsiung, Taiwan

来源：

2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2019年

关键词：

3D Packaging; TSV; Die-to-Wafer; D2W; Chip-to-Wafer; C2W;

D O I：

10.1109/ECTC.2019.00096

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In order to support emerging applications such as machine learning, where large amounts of fast access memory are required, the use of 3D packaging is inevitable. Previous work on 3D packaging with advanced node logic has shown that the technology is ready for implementation. In this paper, GF and ASE have demonstrated a Die-to-Wafer (D2W) process using 50um thickness logic wafers as the base. The 3D package also includes integrated thermal structures for heat removal from the base logic die. The process flow will be reviewed in detail, and challenges that were faced and overcome will be discussed. Reliability performance of the 3D package will also be reported. In addition, extensive thermal modeling was completed to understand the impact of two competing solutions for heat removal, which will also be reviewed in detail.

引用

页码：600 / 606

页数：7

共 50 条

[31] 3D MEMS High Vacuum Wafer Level Packaging
Nicolas, S.
Caplet, S.
Greco, F.
Audoin, M.
Baillin, X.
Fanget, S.
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 370 - 376
[32] Self-Assembly process for 3D Die-to-Wafer using direct bonding: A step forward toward process automatisation
Jouve, Amandine
Sanchez, Loic
Castan, Clement
Laugier, Maxence
Rolland, Emmanuel
Montmayeul, Brigitte
Franiatte, Remi
2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 225 - 234
[33] 3D finite element modeling of 3D C2W (chip to wafer) drop test reliability: Optimization of internal architecture and materials
Belhenini, Soufyane
Tougui, Abdellah
Bouchou, Abdelhake
Dosseul, Franck
MICROELECTRONICS RELIABILITY, 2014, 54 (01) : 13 - 21
[34] 3D Die Level Packaging for Hybrid Systems
Krishna, N. P. Vamsi
Sen, Prosenjit
2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC), 2016, : 120 - 122
[35] Comparative life cycle assessment of hybrid bonding and copper pillar die-to-wafer 3D integrations for sub-THz applications
Roulleau, Lea
Vauche, Laura
Valorge, Olivier
Dubarry, Christophe
Di Cioccio, Lea
2023 18TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, EUMIC, 2023, : 390 - 393
[36] Investigation of reliability and security of the 3D packaging structure
Zhu, Chunsheng
Yan, Yingjian
Guo, Pengfei
2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,
[37] Reliability challenges in 3D IC packaging technology
Tu, K. N.
MICROELECTRONICS RELIABILITY, 2011, 51 (03) : 517 - 523
[38] 3D Stacked IC demonstrator using Hybrid Collective Die-to-Wafer Bonding with copper Through Silicon Vias (TSV)ac
Van Olmen, J.
Coenen, J.
Dehaene, W.
De Meyer, K.
Huyghebaert, C.
Jourdain, A.
Katti, Guruprasad
Mercha, A.
Rakowski, M.
Stucchi, M.
Travaly, Y.
Beyne, E.
Swinnen, B.
2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 12 - +
[39] Modelling and characterization on wafer to wafer hybrid bonding technology for 3D IC packaging
Ji, L.
Che, F. X.
Ji, H. M.
Li, H. Y.
Kawano, M.
2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 87 - 94
[40] A study on D2W Hybrid Cu bonding Technology for HBM Multi-die Stacking
Lee, Hyeonmin
Kim, Jihoon
Kim, Min-Ki
Lee, Wonil
Jang, Aeni
Lee, Hyuekjae
Kim, Dae-Woo
PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 76 - 80

← 1 2 3 4 5 →