3D Die Level Packaging for Hybrid Systems

被引：0
|
作者：
Krishna, N. P. Vamsi [1 ]
Sen, Prosenjit [1 ]
机构：
[1] Indian Inst Sci, Ctr Nano Sci & Engn, Bangalore, Karnataka, India
来源：
2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC) | 2016年
关键词：
3D stacking; ultrathin chip package (UTCP); Integration; MEMS; MOS; die stacking;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The aim of this work is to develop and optimize processing technologies required for 3-D die level packaging of hybrid systems including MEMS and MOS components. In this paper we report the process development for stacking of ultra-thin silicon dies (as low as 10 mu m) and a basic 5 mu m thick MEMS device (Cantilever). SU-8 has been used as the patternable dielectric filler between the device layers.
引用
收藏
页码：120 / 122
页数：3
相关论文
共 50 条
  • [1] 3D wafer level packaging
    Savastiouk, S
    Siniaguine, O
    Korczynski, E
    2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 26 - 31
  • [2] 3D wafer level packaging
    Savastiouk, S
    Siniaguine, O
    Korczynski, E
    Tilenschi, M
    MICRO MATERIALS, PROCEEDINGS, 2000, : 240 - 243
  • [3] Wafer level interconnects for 3D packaging
    Banerjee, SR
    Drayton, RF
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1513 - 1518
  • [4] Enabling Die-to-Wafer Hybrid Bonding for the Next Generation Advanced 3D Packaging
    Hung, Raymond
    See, Gilbert
    Wang, Ying
    Yong, Chang Bum
    Zheng, Ke
    Chang, Yauloong
    Shantaram, Avi
    Wang, Ruiping
    Sundarrajan, Arvind
    Abdilla, Jonathan
    Hegde, Nithyananda
    Schmid, Stefan
    Bikaljevic, Djuro
    Glantschnig, Manfred
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 778 - 783
  • [5] 3D LED and IC wafer level packaging
    Lau, John
    Lee, Ricky
    Yuen, Matthew
    Chan, Philip
    MICROELECTRONICS INTERNATIONAL, 2010, 27 (02) : 98 - 105
  • [6] Die to Die Copper Wire Bonding Enabling Low Cost 3D Packaging
    Carson, Flynn
    Lee, Hun Teak
    Yee, Jae Hak
    Punzalan, Jeffrey
    Fontanilla, Edward
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1502 - 1507
  • [7] Materials for 3D Packaging of Electronic and Optoelectronic Systems
    Volkan H. Ozguz
    James Yamaguchi
    MRS Bulletin, 2003, 28 : 35 - 40
  • [8] Dicing laminated wafer for QFN 3D stacked die packaging
    Abdullah, S.
    Endut, Z.
    Ahmad, I.
    Jalar, A.
    Yusof, S. M.
    SEMICONDUCTOR PHOTONICS: NANO-STRUCTURED MATERIALS AND DEVICES, 2008, 31 : 202 - +
  • [9] Laser ablation patterning for low cost 3D die packaging
    Terrill, RE
    1997 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 3, 1997, : 481 - 488
  • [10] Materials for 3D packaging of electronic and optoelectronic systems
    Ozguz, VH
    Yamaguchi, J
    MRS BULLETIN, 2003, 28 (01) : 35 - 40
12345