3D Die Level Packaging for Hybrid Systems

被引：0
|
作者：
Krishna, N. P. Vamsi [1 ]
Sen, Prosenjit [1 ]
机构：
[1] Indian Inst Sci, Ctr Nano Sci & Engn, Bangalore, Karnataka, India
来源：
2016 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE / ADVANCED METALLIZATION CONFERENCE (IITC/AMC) | 2016年
关键词：
3D stacking; ultrathin chip package (UTCP); Integration; MEMS; MOS; die stacking;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The aim of this work is to develop and optimize processing technologies required for 3-D die level packaging of hybrid systems including MEMS and MOS components. In this paper we report the process development for stacking of ultra-thin silicon dies (as low as 10 mu m) and a basic 5 mu m thick MEMS device (Cantilever). SU-8 has been used as the patternable dielectric filler between the device layers.
引用
收藏
页码：120 / 122
页数：3
相关论文
共 50 条
  • [31] Is 3D packaging where it needs to be?
    Garrou, Phil
    SOLID STATE TECHNOLOGY, 2011, 54 (08) : 8 - 8
  • [32] 3D Packaging for Heterogeneous Integration
    Agarwal, Rahul
    Cheng, Patrick
    Shah, Priyal
    Wilkerson, Brett
    Swaminathan, Raja
    Wuu, John
    Mandalapu, Chandrasekhar
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1103 - 1107
  • [33] Integrated circuit packaging review with an emphasis on 3D packaging
    Lancaster, Austin
    Keswani, Manish
    INTEGRATION-THE VLSI JOURNAL, 2018, 60 : 204 - 212
  • [34] 3D NoCs with Active Interposer for Multi-Die Systems
    Pano, Vasil
    Kuttappa, Ragh
    Taskin, Baris
    PROCEEDINGS OF THE 13TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS'19), 2019,
  • [35] Modelling and characterization on wafer to wafer hybrid bonding technology for 3D IC packaging
    Ji, L.
    Che, F. X.
    Ji, H. M.
    Li, H. Y.
    Kawano, M.
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 87 - 94
  • [36] Thermal performance and fabrication improvements of glass interposer in 3D packaging systems
    Faqir, M.
    Bouya, M.
    Bouissa, Y.
    Elamrani, A.
    Sbiaa, Z.
    Gandhi, S.
    Demir, K.
    Sundaram, V.
    Tummala, R.
    ISTFA 2012: CONFERENCE PROCEEDINGS FROM THE 38TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2012, : 538 - 541
  • [37] Wafer Level Packaging of MEMS and 3D Integration with CMOS for fabrication of Timing Microsystems
    Manier, Charles-Alix
    Zoschke, Kai
    Wilke, Martin
    Oppermann, Hermann
    Ruffieux, David
    Dalla Piazza, Silvio
    Suni, Tommi
    Dekker, James
    Allegato, Giorgio
    Lang, Klaus-Dieter
    2016 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), 2016,
  • [38] Low temperature wafer-level bonding for hermetic packaging of 3D microsystems
    Tan, C. S.
    Fan, J.
    Lim, D. F.
    Chong, G. Y.
    Li, K. H.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2011, 21 (07)
  • [39] Fan-out Wafer and Panel Level Packaging - A Platform for 3D Integration
    Braun, Tania
    Becker, Karl-Friedrich
    Topper, Michael
    Aschenbrenner, Rolf
    Schneider-Ramelow, Martin
    2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
  • [40] Metal Film Bridge with TSV-based 3D Wafer Level Packaging
    Guo, Yunlong
    Lou, Wenzhong
    Ding, Xuran
    2015 IEEE 10TH INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2015, : 430 - 434
12345