Efficacy of body ties under dynamic switching conditions in partially depleted SOI CMOS technology

被引：0
|
作者：
Krishnan, S [1 ]
机构：
[1] SEMATECH, AMD, Austin, TX 78741 USA
来源：
1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：140 / 141
页数：2
相关论文
共 50 条
  • [41] Design methodology for minimizing hysteretic VT-variation in partially-depleted SOI CMOS
    Wei, A
    Antoniadis, DA
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 411 - 414
  • [42] Improved Characterization Methodology of Gate-Bulk Leakage and Capacitance for Ultrathin Oxide Partially Depleted SOI Floating-Body CMOS
    Chen, David C.
    Lee, Ryan
    Liu, Yuan-Chang
    Lin, Guan-Shyan
    Tang, Mao-Chyuan
    Wang, Meng-Fan
    Yeh, Chune-Sin
    Chien, Shan-Chieh
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2012, 25 (02) : 155 - 161
  • [43] Emerging floating-body effects in advanced partially-depleted SOI devices
    Poiroux, T
    Faynot, O
    Tabone, C
    Tigelaar, H
    Mogul, H
    Bresson, N
    Cristoloveanu, S
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 99 - 100
  • [44] Effects of floating body on double polysilicon partially depleted SOI nonvolatile memory cell
    Chan, ACK
    Chan, MS
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (02) : 75 - 77
  • [45] Narrow-Width Effects on a Body-Tied Partially Depleted SOI MOSFET
    Valentin, Raphael
    Bertrand, Guillaume
    Puget, Sophie
    Scheer, Patrick
    Juge, Andre
    Jaouen, Herve
    Raynaud, Christine
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 3793 - 3800
  • [46] Steep subthreshold slope characteristics of body tied to gate NMOSFET in partially depleted SOI
    Song, Lei
    Hu, Zhiyuan
    Liu, Zhangli
    Xin, Haiwei
    Zhang, Zhengxuan
    Zou, Shichang
    SOLID-STATE ELECTRONICS, 2017, 130 : 15 - 19
  • [47] Scalability of partially depleted SOI technology for sub-0.25μm logic applications
    Chau, R
    Arghavani, R
    Alavi, M
    Douglas, D
    Greason, J
    Green, R
    Tyagi, S
    Xu, J
    Packan, P
    Yu, S
    Liang, CL
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 591 - 594
  • [48] High performance SRAMs IN 1.5 V, 0.18μm partially depleted SOI technology
    Joshi, RV
    Pellela, A
    Wagner, O
    Chan, YH
    Dachtera, W
    Wilson, S
    Kowalczyk, SP
    2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 74 - 77
  • [49] Floating body effects model for fault simulation of fully depleted CMOS/SOI circuits
    De Venuto, D
    Ohletz, MJ
    MICROELECTRONICS JOURNAL, 2003, 34 (10) : 889 - 895
  • [50] DC and large-signal microwave MOSFET model applicable to partially-depleted, body-contacted SOI technology
    Burke, Darren R.
    El Kaamouchi, Maiid
    Vanhoenacker-Janvier, Danielle
    Brazil, Thomas J.
    2007 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-6, 2007, : 585 - 588
12345