Efficacy of body ties under dynamic switching conditions in partially depleted SOI CMOS technology

被引：0
|
作者：
Krishnan, S [1 ]
机构：
[1] SEMATECH, AMD, Austin, TX 78741 USA
来源：
1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：140 / 141
页数：2
相关论文
共 50 条
  • [21] Body-contact self-bias effect in partially depleted SOI-CMOS and alternatives to suppress floating body effect
    周建华
    高明辉
    彭树根
    邹世昌
    半导体学报, 2011, 32 (02) : 33 - 37
  • [22] A CAD-compatible SOI/CMOS gate array having body-fixed partially-depleted transistors
    Ueda, K
    Nii, K
    Wada, Y
    Takimoto, I
    Maeda, S
    Iwamatsu, T
    Yamaguchi, Y
    Maegawa, S
    Mashiko, K
    Hamano, H
    1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 288 - 289
  • [23] Design automation of digital circuits for partially depleted SOI-technology
    Sikora, A
    Fiedler, HL
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 108 - 109
  • [24] Modeling the floating-body effects of fully depleted, partially depleted, and body-grounded SOI MOSFETs
    Chan, M
    Su, P
    Wan, H
    Lin, CH
    Fung, SKH
    Niknejad, AM
    Hu, CM
    Ko, PK
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 969 - 978
  • [25] Thin silicide development for fully-depleted SOI CMOS technology
    Liu, HI
    Burns, JA
    Keast, CL
    Wyatt, PW
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1099 - 1104
  • [26] Investigation on ESD robustness of CMOS devices in a 1.8-v 0.15-μm partially-depleted SOI salicide CMOS technology
    Ker, MD
    Hong, KK
    Chen, TY
    Tang, H
    Huang, SC
    Chen, SS
    Huang, CT
    Wang, MC
    Loh, YT
    2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 41 - 44
  • [27] Assessment of anomalous behavior in hydrodynamic simulation of CMOS bulk and partially depleted SOI devices
    Munteanu, D
    Le Carval, G
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2002, 149 (10) : G574 - G580
  • [28] Ultra low power operation of partially-depleted SOI/CMOS integrated circuits
    Mashiko, K
    Ueda, K
    Yoshimura, T
    Hirota, T
    Wada, Y
    Takasoh, J
    Kubo, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (11) : 1697 - 1704
  • [29] Tunneling source-body contact for partially-depleted SOI MOSFET
    Univ of California, Los Angeles, United States
    IEEE Trans Electron Devices, 7 (1143-1147):
  • [30] Tunneling source-body contact for partially-depleted SOI MOSFET
    Chen, VMC
    Woo, JCS
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (07) : 1143 - 1147
12345