Efficacy of body ties under dynamic switching conditions in partially depleted SOI CMOS technology

被引：0
|
作者：
Krishnan, S [1 ]
机构：
[1] SEMATECH, AMD, Austin, TX 78741 USA
来源：
1997 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：140 / 141
页数：2
相关论文
共 50 条
  • [31] Noise contribution of the body resistance in partially-depleted SOI MOSFET's
    Faccio, F
    Anghinolfi, F
    Heijne, EHM
    Jarron, P
    Cristoloveanu, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (05) : 1033 - 1038
  • [32] Technique for rapid, in-line characterization of switching history in partially depleted SOI technologies
    Pearson, DJ
    Ketchen, MB
    Bhushan, M
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 148 - 150
  • [33] A novel salicide body-contacted structure for partially depleted SOI nMOSFETs
    Liu, YL
    Liu, XY
    Zhang, ZY
    Qian, H
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 531 - 534
  • [34] Impact of Body Bias on the High Frequency Performance of Partially Depleted SOI MOSFETs
    Huang, Guo-Wei
    Chen, Kun-Ming
    Chen, Han-Yu
    Huang, Chi-Huan
    Chang, Chun-Yen
    APMC: 2008 ASIA PACIFIC MICROWAVE CONFERENCE (APMC 2008), VOLS 1-5, 2008, : 3151 - +
  • [35] Fully depleted SOI-CMOS technology for high temperature IC applications
    Universite Catholique de Louvain, Louvain-la-Neuve, Belgium
    Mater Sci Eng B Solid State Adv Technol, 1-3 (1-7):
  • [36] A NOVEL BODY SELF-BIASED TECHNIQUE FOR ENHANCED RF PERFORMANCE OF A SP8T ANTENNA SWITCH IN PARTIALLY DEPLETED CMOS-SOI TECHNOLOGY
    Zhang, Zhihao
    Huang, Liang
    Yu, Kai
    Zhang, Gary
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [37] ESD robustness prediction and protection device design in partially depleted SOI technology
    Raha, P
    Smith, JC
    Miller, JW
    Rosenbaum, E
    MICROELECTRONICS RELIABILITY, 1998, 38 (11) : 1723 - 1731
  • [38] Fully depleted SOI-CMOS technology for high temperature IC applications
    Gentinne, B
    Eggermont, JP
    Flandre, D
    Colinge, JP
    MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 1997, 46 (1-3): : 1 - 7
  • [39] Investigation of defects introduced by static and dynamic hot carrier stress on SOI partially depleted body-contact MOSFETs
    Exarchos, M. A.
    Papaioannou, G. J.
    Jomaah, J.
    Balestra, F.
    MICROELECTRONICS RELIABILITY, 2009, 49 (9-11) : 1018 - 1023
  • [40] Investigating the Electrothermal Characteristics of Partially Depleted Submicron SOI CMOS Transistors in an Extended Temperature Range
    Rumyantsev S.V.
    Novoselov A.S.
    Masal’skii N.V.
    Rumyantsev, S.V. (Sergey_Rumyancev@srisa.ru), 1600, Pleiades journals (49): : 30 - 36
12345