The design and implementation of DCT/IDCT chip with novel architecture

被引：0

作者：

Cheng, KH ^{[1
]}

Huang, CS ^{[1
]}

Lin, CP ^{[1
]}

机构：

[1] Tamkang Univ, Dept Elect Engn, Taipei, Taiwan

来源：

ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY | 2000年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In the paper, an efficient VLSI architecture for a 8x 8 two-dimensional discrete cosine transform and inverse discrete cosine transform (2-D DCT/IDCT) with a new 1-D DCT/IDCT algorithm is presented. The proposed new algorithm makes all coefficients are positive to simplify the design of multipliers and the coefficients have less round-off error than Lee's algorithm [1]. For computing 2-D DCT/IDCT. the row-column decomposition method is used, and the design of 1-D DCT/IDCT requires only 9 multipliers and 21 adders/subtractors. This chip is synthesized with 0.6 mu m standard cell library and 1P3M CMOS technology, and it can be operate up to 100MHz.

引用

页码：741 / 744

页数：4

共 50 条

[31] CORDIC Architecture Based 2-D DCT and IDCT for Image Compression
Bhaisare, Sayali R.
Gokhale, Aniket V.
Dakhole, Pravin K.
2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1473 - 1477
[32] Area-efficient NEDA architecture for the 1-D DCT/IDCT
Chidanandan, Archana
Bayoumi, Magdy
2006 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-13, 2006, : 3395 - 3398
[33] Fully Pipelined DCT/IDCT/Hadamard Unified Transform Architecture for HEVC Codec
Zhu, Jia
Liu, Zhenyu
Wang, Dongsheng
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 677 - 680
[34] Pipeline processor for fast architecture oriented regular DCT-IDCT algorithm
Akopian, D
Astola, J
1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 1319 - 1322
[35] Hardware Implementation of 1D DCT/IDCT for WLAN Channel Estimation
Diallo, Moussa
Cariou, Laurent
Helard, Maryline
2013 INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS TECHNOLOGY (ICCAT), 2013,
[36] Multidimensional algebraic-integer encoding for high performance implementation of DCT and IDCT
Dimitrov, V
Jullien, GA
ELECTRONICS LETTERS, 2003, 39 (07) : 602 - 603
[37] A low power design of 2D DCT/IDCT processor
Li, Jing
Shen, Bo
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2007, 27 (01): : 88 - 94
[38] Top-down design of a high speed DCT architecture and implementation
Li, AT
Rizkalla, ME
Gundrum, HC
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1229 - 1232
[39] DCT/IDCT Processor Design for High Data Rate Image Coding
Slawecki, Darren
Li, Weiping
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1992, 2 (02) : 135 - 146
[40] Novel Low Power, High Speed Hardware Implementation of 1D DCT/IDCT Using Xilinx FPGA
Megalingam, Rajesh Kannan
Sarma, Vineeth V.
Krishnan, Venkat B.
Mithun, M.
Srikumar, Rahul
PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT, VOL 1, 2009, : 530 - 534

← 1 2 3 4 5 →