Area-efficient NEDA architecture for the 1-D DCT/IDCT

被引:0
|
作者
Chidanandan, Archana [1 ]
Bayoumi, Magdy [1 ]
机构
[1] Rose Hulman Inst Technol, Terre Haute, IN 47803 USA
关键词
D O I
暂无
中图分类号
O42 [声学];
学科分类号
070206 ; 082403 ;
摘要
New Distributed Arithmetic has been been applied to the 1-D DCT to produce a low power, high throughput architecture. In this paper, we apply NEDA to the even-odd decomposition matrices of the 8 x 8 forward and inverse DCT. We show that, with the proposed approach, the number of adders required for the adder array for the forward DCT and the inverse DCT is fewer than required if NEDA is applied directly to the 8 x 8 DCT and IDCT matrices. This reduction will result in power savings, without decreasing the throughput. Also, for the inverse DCT, the number of adder stages is reduced, resulting in faster decoding.
引用
收藏
页码:3395 / 3398
页数:4
相关论文
共 50 条
  • [1] An Area-Efficient BIRA With 1-D Spare Segments
    Kim, Donghyun
    Lee, Hayoung
    Kang, Sungho
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (01) : 206 - 210
  • [2] Low-Power HEVC 1-D IDCT Hardware Architecture
    Braatz, Luciano
    Palomino, Daniel
    Agostini, Luciano
    Zatt, Bruno
    Porto, Marcelo
    [J]. 2018 31ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2018,
  • [3] New fast and area-efficient pipeline 3-D DCT architectures
    Al-Azawi, Saad
    Nibouche, Omar
    Boussakta, Said
    Lightbody, Gaye
    [J]. DIGITAL SIGNAL PROCESSING, 2019, 84 : 15 - 25
  • [4] A cost-efficient and fully-pipelinable architecture for DCT/IDCT
    Hsiao, SF
    Shiue, WR
    Tseng, JM
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (03) : 515 - 525
  • [5] A pipelined area-efficient and high-speed reconfigurable processor for floating-point FFT/IFFT and DCT/IDCT computations
    Wang, Mingyu
    Wang, Fang
    Wei, Shaojun
    Li, Zhaolin
    [J]. MICROELECTRONICS JOURNAL, 2016, 47 : 19 - 30
  • [6] An Area-Efficient Variable-Size Fixed-Point DCT Architecture for HEVC Encoding
    Masera, Maurizio
    Masera, Guido
    Martina, Maurizio
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2020, 30 (01) : 232 - 242
  • [7] Area-efficient HEVC IDCT/IDST architecture for 8K x 4K video decoding
    Hong Liang
    He Weifeng
    He Guanghui
    Mao Zhigang
    [J]. IEICE ELECTRONICS EXPRESS, 2016, 13 (06):
  • [8] An Area-Efficient Unified VLSI Architecture for Type IV DCT/DST Having an Efficient Hardware Security with Low Overheads
    Chiper, Doru Florin
    Cracan, Arcadie
    [J]. ELECTRONICS, 2023, 12 (21)
  • [9] Efficient and High Accuracy 2-D DCT and IDCT Architecture for Image Compression Based on Improved CORDIC
    WU Hao
    SONG Helun
    LIU Nan
    DING Peng
    WU Fei
    LI Zhenyao
    WANG Zhengguang
    JI Yu
    RU Zhanqiang
    [J]. Instrumentation, 2022, 9 (04) : 49 - 57
  • [10] Hardware-Efficient 2D-DCT/IDCT Architecture for Portable HEVC-Compliant Devices
    Singhadia, Ashish
    Mamillapalli, Meghan
    Chakrabarti, Indrajit
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2020, 66 (03) : 203 - 212