A single-electron-transistor logic gate family for binary, multiple-valued and mixed-mode logic

被引:0
|
作者
Degawa, K [1 ]
Aoki, T
Higuchi, T
Inokawa, H
Takahashi, Y
机构
[1] Tohoku Univ, Dept Math & Comp Sci, Grad Sch Infromat Sci, Sendai, Miyagi 9808579, Japan
[2] Tohoku Inst Technol, Dept Elect, Fac Engn, Sendai, Miyagi 9828577, Japan
[3] NTT Corp, NTT Basic Res Labs, Atsugi, Kanagawa 2430198, Japan
[4] Hokkaido Univ, Grad Sch Informat Sci & Technol, Sapporo, Hokkaido 0600814, Japan
来源
IEICE TRANSACTIONS ON ELECTRONICS | 2004年 / E87C卷 / 11期
关键词
single-electron transistors; multiple-valued logic; quantum devices; logic circuits; parallel counters;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a model-based study of SET (SingleElectron-Transistor) logic gate family for synthesizing binary, MV (Multiple-Nlalued) and mixed-mode logic circuits. The use of SETS combined with MOS transistors allows compact realization of basic logic functions that exhibit periodic transfer characteristics. The operation of basic SET logic gates is successfully confirmed through SPICE circuit simulation based on the physical device model of SETS. The proposed SET logic gates are useful for implementing binary logic circuits, MV logic circuits and binary-NIV mixed-mode logic circuits in a highly flexible manner. As an example, this paper describes design of various parallel counters for carry-propagation-free arithmetic, where MV signals are effectively used to achieve higher functionality with lower hardware complexity.
引用
收藏
页码:1827 / 1836
页数:10
相关论文
共 50 条
  • [31] A SPICE model of realistic single-electron transistors and its application to multiple-valued logic
    Song, KW
    Kim, KR
    Lee, JD
    Park, BG
    Lee, SH
    Kim, DH
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2004, 44 (01) : 121 - 124
  • [32] Multiple-valued floating-gate-MOS pass logic and its application to logic-in-memory VLSI
    Hanyu, T
    Teranihi, K
    Kameyama, M
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 270 - 275
  • [33] Smart universal multiple-valued logic gates by transferring single electrons
    Zhang, Wan-Cheng
    Wu, Nan-Jian
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (04) : 440 - 450
  • [34] NEURON MOS VOLTAGE-MODE CIRCUIT TECHNOLOGY FOR MULTIPLE-VALUED LOGIC
    SHIBATA, T
    OHMI, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (03) : 347 - 356
  • [35] Design methodology of multiple-valued logic voltage-mode storage circuits
    Thoidis, I
    Soudris, D
    Karafyllidis, I
    Thanailakis, A
    Stouraitis, T
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A125 - A128
  • [36] Fast mixed linearly independent arithmetic logic transforms for multiple-valued functions
    Rahardja, S
    Falkowski, BJ
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2004, 10 (01) : 73 - 87
  • [37] Mask-programmable multiple-valued logic gate using resonant tunnelling diodes
    Chan, HLE
    Bhattacharya, M
    Mazumder, P
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (05): : 289 - 294
  • [38] Novel recharge semi-floating-gate CMOS logic for multiple-valued systems
    Berg, Y
    Aunet, S
    Mirmotahari, O
    Hovin, M
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 193 - 196
  • [39] Arithmetic-oriented multiple-valued logic-in-memory VLSI based on current-mode logic
    Kaeriyama, S
    Hanyu, T
    Kameyama, M
    30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 438 - 443
  • [40] Low-Power Multiple-Valued SRAM Logic Cells Using Single-Electron Devices
    Syed, Naila
    Chen, Chunhong
    2012 12TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2012,