共 50 条
- [21] Automatic design of binary and multiple-valued logic gates on RTD series DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 139 - 142
- [22] Multiple-valued logic voltage-mode storage circuits based on true-single-phase clocked logic PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 83 - 88
- [23] Implementation of multiple-valued flip-flips using pass transistor logic PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 603 - 606
- [24] Current-mode CMOS adders using multiple-valued logic 1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 190 - 193
- [25] Quaternary voltage-mode CMOS circuits for multiple-valued logic IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1998, 145 (02): : 71 - 77
- [26] VHDL library for current-mode CMOS multiple-valued logic IEEE Pac RIM Conf Commun Comput Signal Process Proc, (432-435):
- [28] Single electron transfer logic gate family JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (1B): : 433 - 438
- [29] Single electron transfer logic gate family Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1999, 38 (1 B): : 433 - 438
- [30] Design technique of neuron MOS binary circuits based on multiple-valued logic Pan Tao Ti Hsueh Pao, 2006, 7 (1316-1320):