共 50 条
- [1] Multiple-valued mask-programmable logic array using one-transistor universal-literal circuits [J]. 31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 167 - 172
- [2] Multiple-valued logic circuits using resonant tunneling diodes [J]. WOFE '97 - 1997 ADVANCED WORKSHOP ON FRONTIERS IN ELECTRONICS, PROCEEDINGS, 1996, : 123 - 126
- [7] Multiple-valued programmable logic arrays with universal literals [J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 163 - 168
- [8] Realisation of multiple-valued functions using the capacitive thresnold logic gate [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (06): : 435 - 447
- [10] A novel floating-gate binary signal to multiple-valued signal converter for multiple-valued CMOS logic [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 579 - 582