Mask-programmable multiple-valued logic gate using resonant tunnelling diodes

被引:5
|
作者
Chan, HLE
Bhattacharya, M
Mazumder, P
机构
[1] Department of Electrical Engineering and Computer Science, The University of Michigan, Ann Arbor
来源
关键词
logic gate; resonant tunnelling diodes; implementation;
D O I
10.1049/ip-cds:19960571
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design of a 1-input and a 2-input 4-valued logic gate is described. These gates call be used to implement cells of a gate array, with the benefit of having programmable functionality and multiple-valued logic input and output lines. Programmable functionality allows any of the four billion functions of a 2-input 4-valued logic gate to be implemented by the same cell, and multiple-valued logic signal lines can reduce the area needed to be reserved for intercell routing. A key component of these cells is the resonant tunnelling diode, an ultrafast and small quantum electronic device that call be used in conjunction with HBTs to make compact literal circuits decoders. So far as non-gate-array implementations are concerned, compactness can be improved further by a simple algorithm, also presented by the authors, to discard redundancies in the gate structure.
引用
收藏
页码:289 / 294
页数:6
相关论文
共 50 条
  • [1] Multiple-valued mask-programmable logic array using one-transistor universal-literal circuits
    Hanyu, T
    Kameyama, M
    Shimabukuro, K
    Zukeran, C
    [J]. 31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 167 - 172
  • [2] Multiple-valued logic circuits using resonant tunneling diodes
    Mazumder, P
    [J]. WOFE '97 - 1997 ADVANCED WORKSHOP ON FRONTIERS IN ELECTRONICS, PROCEEDINGS, 1996, : 123 - 126
  • [3] A novel multiple-valued logic gate using resonant tunneling devices
    Waho, T
    Chen, KJ
    Yamamoto, M
    [J]. IEEE ELECTRON DEVICE LETTERS, 1996, 17 (05) : 223 - 225
  • [4] Development of Programmable Logic Array for Multiple-Valued Logic Functions
    Levashenko, Vitaly
    Lukyanchuk, Igor
    Zaitseva, Elena
    Kvassay, Miroslav
    Rabcan, Jan
    Rusnak, Patrik
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 4854 - 4866
  • [5] MULTIPLE-VALUED LOGIC AND OPTIMIZATION OF PROGRAMMABLE LOGIC-ARRAYS
    SASAO, T
    [J]. COMPUTER, 1988, 21 (04) : 71 - 80
  • [6] MULTIPLE-VALUED PROGRAMMABLE LOGIC ARRAY BASED ON A RESONANT-TUNNELING DIODE MODEL
    HANYU, T
    YABE, Y
    KAMEYAMA, M
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (07) : 1126 - 1132
  • [7] Multiple-valued programmable logic arrays with universal literals
    Utsumi, T
    Kamiura, N
    Hata, Y
    Yamato, K
    [J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 163 - 168
  • [8] Realisation of multiple-valued functions using the capacitive thresnold logic gate
    Schmid, A
    Leblebici, Y
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2004, 151 (06): : 435 - 447
  • [9] MINIMIZATION ALGORITHMS FOR MULTIPLE-VALUED PROGRAMMABLE LOGIC-ARRAYS
    TIRUMALAI, PP
    BUTLER, JT
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (02) : 167 - 177
  • [10] A novel floating-gate binary signal to multiple-valued signal converter for multiple-valued CMOS logic
    Berg, Y
    Næss, O
    Aunet, S
    Lomsdalen, J
    Hovin, M
    [J]. ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 579 - 582