Adapt-NoC: A Flexible Network-on-Chip Design for Heterogeneous Manycore Architectures

被引:32
|
作者
Zheng, Hao [1 ]
Wang, Ke [1 ]
Louri, Ahmed [1 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, Washington, DC 20052 USA
关键词
Network-on-Chips (NoCs); Reinforcement Learning; Reconfigurable Topology; Flexible NoC Designs; WIRE-DELAY; RECONFIGURATION; PERFORMANCE;
D O I
10.1109/HPCA51647.2021.00066
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increased computational capability in heterogeneous manycore architectures facilitates the concurrent execution of many applications. This requires, among other things, a flexible, high-performance, and energy-efficient communication fabric capable of handling a variety of traffic patterns needed for running multiple applications at the same time. Such stringent requirements are posing a major challenge for current Network-on-Chips (NoCs) design. In this paper, we propose Adapt-NoC, a flexible NoC architecture, along with a reinforcement learning (RL)-based control policy, that can provide efficient communication support for concurrent application execution. Adapt-NoC can dynamically allocate several disjoint regions of the NoC, called subNoCs, with different sizes and locations for the concurrently running applications. Each of the dynamically-allocated subNoCs is capable of adapting to a given topology such as a mesh, cmesh, torus, or tree thus tailoring the topology to satisfy application's needs in terms of performance and power consumption. Moreover, we explore the use of RL to design an efficient control policy which optimizes the subNoC topology selection for a given application. As such, Adapt-NoC can not only provide several topology choices for concurrently running applications, but can also optimize the selection of the most suitable topology for a given application with the aim of improving performance and energy efficiency. We evaluate Adapt-NoC using both GPU and CPU benchmark suites. Simulation results show that the proposed Adapt-NoC can achieve up to 34% latency reduction, 10% overall execution time reduction and 53% NoC energy-efficiency improvement when compared to prior work.
引用
收藏
页码:723 / 735
页数:13
相关论文
共 50 条
  • [21] Using constraint programming for the design of network-on-chip architectures
    Demiriz, Ayhan
    Bagherzadeh, Nader
    Alhussein, Abdulaziz
    COMPUTING, 2015, 97 (06) : 579 - 592
  • [22] Using constraint programming for the design of network-on-chip architectures
    Ayhan Demiriz
    Nader Bagherzadeh
    Abdulaziz Alhussein
    Computing, 2015, 97 : 579 - 592
  • [23] Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees
    Grot, Boris
    Hestness, Joel
    Keckler, Stephen W.
    Mutlu, Onur
    ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2011, : 401 - 412
  • [24] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
    Phanibhushana, Bharath
    Kundu, Sandip
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
  • [25] A Support Vector Regression (SVR)-Based Latency Model for Network-on-Chip (NoC) Architectures
    Qian, Zhi-Liang
    Juan, Da-Cheng
    Bogdan, Paul
    Tsui, Chi-Ying
    Marculescu, Diana
    Marculescu, Radu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (03) : 471 - 484
  • [26] Performance Analysis of the Impact of Design Parameters to Network-on-Chip (NoC) Architecture
    Phing, Ng Yen
    Warip, M. N. Mohd
    Ehkan, Phaklen
    Zulkefli, F. W.
    Ahmad, R. Badlishah
    RECENT TRENDS IN INFORMATION AND COMMUNICATION TECHNOLOGY, 2018, 5 : 237 - 246
  • [27] HETEROGENEOUS 3D NETWORK-ON-CHIP ARCHITECTURES: AREA AND POWER AWARE DESIGN TECHNIQUES
    Agyeman, Michael O.
    Ahmadinia, Ali
    Shahrabi, Alireza
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (04)
  • [28] Addressing DRAM Performance Analysis Challenges for Network-on-Chip (NoC) Design
    Schirrmeister, Frank
    Jonack, Rocco
    Frank, Michael
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, MEMSYS 2023, 2023,
  • [29] A Versatile and Flexible Chiplet-based System Design for Heterogeneous Manycore Architectures
    Zheng, Hao
    Wang, Ke
    Louri, Ahmed
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [30] Interconnect intellectual property for Network-on-Chip (NoC)
    Liu, J
    Zheng, LR
    Tenhunen, H
    JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (2-3) : 65 - 79