Adapt-NoC: A Flexible Network-on-Chip Design for Heterogeneous Manycore Architectures

被引:32
|
作者
Zheng, Hao [1 ]
Wang, Ke [1 ]
Louri, Ahmed [1 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, Washington, DC 20052 USA
关键词
Network-on-Chips (NoCs); Reinforcement Learning; Reconfigurable Topology; Flexible NoC Designs; WIRE-DELAY; RECONFIGURATION; PERFORMANCE;
D O I
10.1109/HPCA51647.2021.00066
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increased computational capability in heterogeneous manycore architectures facilitates the concurrent execution of many applications. This requires, among other things, a flexible, high-performance, and energy-efficient communication fabric capable of handling a variety of traffic patterns needed for running multiple applications at the same time. Such stringent requirements are posing a major challenge for current Network-on-Chips (NoCs) design. In this paper, we propose Adapt-NoC, a flexible NoC architecture, along with a reinforcement learning (RL)-based control policy, that can provide efficient communication support for concurrent application execution. Adapt-NoC can dynamically allocate several disjoint regions of the NoC, called subNoCs, with different sizes and locations for the concurrently running applications. Each of the dynamically-allocated subNoCs is capable of adapting to a given topology such as a mesh, cmesh, torus, or tree thus tailoring the topology to satisfy application's needs in terms of performance and power consumption. Moreover, we explore the use of RL to design an efficient control policy which optimizes the subNoC topology selection for a given application. As such, Adapt-NoC can not only provide several topology choices for concurrently running applications, but can also optimize the selection of the most suitable topology for a given application with the aim of improving performance and energy efficiency. We evaluate Adapt-NoC using both GPU and CPU benchmark suites. Simulation results show that the proposed Adapt-NoC can achieve up to 34% latency reduction, 10% overall execution time reduction and 53% NoC energy-efficiency improvement when compared to prior work.
引用
收藏
页码:723 / 735
页数:13
相关论文
共 50 条
  • [41] Hardware Trojan Mitigation Technique in Network-on-Chip (NoC)
    Hussain, Musharraf
    Baloach, Naveed Khan
    Ali, Gauhar
    ElAffendi, Mohammed
    Dhaou, Imed Ben
    Ullah, Syed Sajid
    Uddin, Mueen
    MICROMACHINES, 2023, 14 (04)
  • [42] Injection Level Flow Control for Network-on-Chip (NoC)
    Tang, Minghua
    Lin, Xiaola
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2011, 27 (02) : 527 - 544
  • [43] Design of Network-on-Chip Architectures With a Genetic Algorithm-Based Technique
    Leary, Glenn
    Srinivasan, Krishnan
    Mehta, Krishna
    Chatha, Karam S.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 674 - 687
  • [44] Design Trade off and Performance Analysis of Router Architectures in Network-on-Chip
    Latif, Jawwad
    Chaudhry, Hassan Nazeer
    Azam, Sadia
    Baloch, Naveed Khan
    10TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC 2015) / THE 12TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC 2015) AFFILIATED WORKSHOPS, 2015, 56 : 421 - 426
  • [45] On the Design of Reliable Hybrid Wired-Wireless Network-on-Chip Architectures
    Agyeman, Michael Opoku
    Wan, Ji-Xiang
    Quoc-Tuan Vien
    Zong, Wen
    Yakovlev, Alex
    Tong, Kenneth
    Mak, Terrence
    2015 IEEE 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SYSTEMS-ON-CHIP (MCSOC), 2015, : 251 - 258
  • [46] A Generative AI for Heterogeneous Network-on-Chip Design Space Pruning
    Mirka, Maxime
    France-Pillois, Maxime
    Sassatelli, Gilles
    Gamatie, Abdoulaye
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 1135 - 1138
  • [47] AXI-NoC: High-Performance Adaptation Unit for ARM Processors in Network-on-Chip Architectures
    Xuan-Tu Tran
    Tung Nguyen
    Hai-Phong Phan
    Duy-Hieu Bui
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2017, E100A (08): : 1650 - 1660
  • [48] xENoC - an experimental network-on-chip environment for parallel distributed computing on NoC-based MPSoC architectures
    Joven, Jaume
    Font-Bach, Oriol
    Castells-Rufas, David
    Martinez, Ricardo
    Teres, Lluis
    Carrabina, Jordi
    PROCEEDINGS OF THE 16TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2008, : 141 - +
  • [49] ProMINoC: An efficient Network-on-Chip design for flexible data permutation
    Pham, Phi-Hung
    Park, Jongsun
    Kim, Chulwoo
    IEICE ELECTRONICS EXPRESS, 2010, 7 (12): : 861 - 866
  • [50] A methodology for layout aware design and optimization of custom network-on-chip architectures
    Srinivasan, Krishnan
    Chatha, Karam S.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 352 - +