Adapt-NoC: A Flexible Network-on-Chip Design for Heterogeneous Manycore Architectures

被引:32
|
作者
Zheng, Hao [1 ]
Wang, Ke [1 ]
Louri, Ahmed [1 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, Washington, DC 20052 USA
关键词
Network-on-Chips (NoCs); Reinforcement Learning; Reconfigurable Topology; Flexible NoC Designs; WIRE-DELAY; RECONFIGURATION; PERFORMANCE;
D O I
10.1109/HPCA51647.2021.00066
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increased computational capability in heterogeneous manycore architectures facilitates the concurrent execution of many applications. This requires, among other things, a flexible, high-performance, and energy-efficient communication fabric capable of handling a variety of traffic patterns needed for running multiple applications at the same time. Such stringent requirements are posing a major challenge for current Network-on-Chips (NoCs) design. In this paper, we propose Adapt-NoC, a flexible NoC architecture, along with a reinforcement learning (RL)-based control policy, that can provide efficient communication support for concurrent application execution. Adapt-NoC can dynamically allocate several disjoint regions of the NoC, called subNoCs, with different sizes and locations for the concurrently running applications. Each of the dynamically-allocated subNoCs is capable of adapting to a given topology such as a mesh, cmesh, torus, or tree thus tailoring the topology to satisfy application's needs in terms of performance and power consumption. Moreover, we explore the use of RL to design an efficient control policy which optimizes the subNoC topology selection for a given application. As such, Adapt-NoC can not only provide several topology choices for concurrently running applications, but can also optimize the selection of the most suitable topology for a given application with the aim of improving performance and energy efficiency. We evaluate Adapt-NoC using both GPU and CPU benchmark suites. Simulation results show that the proposed Adapt-NoC can achieve up to 34% latency reduction, 10% overall execution time reduction and 53% NoC energy-efficiency improvement when compared to prior work.
引用
收藏
页码:723 / 735
页数:13
相关论文
共 50 条
  • [31] Heterogeneous network-on-chip design through evolutionary computing
    Ozturk, Ozcan
    Demirbas, Dilek
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (10) : 1139 - 1161
  • [32] Application-Specific Heterogeneous Network-on-Chip Design
    Demirbas, Dilek
    Akturk, Ismail
    Ozturk, Ozcan
    Gudukbay, Ugur
    COMPUTER JOURNAL, 2014, 57 (08): : 1117 - 1131
  • [33] DESIGN OF A MULTICAST ROUTER FOR NETWORK-ON-CHIP ARCHITECTURES WITH IRREGULAR TOPOLOGIES
    Tseng, Hsi-Che
    Ye, Zhi-Hong
    Chi, Hsin-Chou
    PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON COMPUTING & INFORMATICS, 2015, : 570 - 575
  • [34] A low complexity heuristic for design of custom network-on-chip architectures
    Srinivasan, Krishnan
    Chatha, Karam S.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 128 - +
  • [35] Hierarchically heterogeneous network-on-chip
    Ahonen, Tapani
    Nurmi, Jari
    EUROCON 2007: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOLS 1-6, 2007, : 1465 - 1471
  • [36] Hybrid On-Chip Communication Architectures Heterogeneous Manycore Systems
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Pande, Partha Pratim
    Marculescu, Diana
    Marculescu, Radu
    2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS, 2018,
  • [37] A Survey on Optical Network-on-Chip Architectures
    Werner, Sebastian
    Navaridas, Javier
    Lujan, Mikel
    ACM COMPUTING SURVEYS, 2018, 50 (06)
  • [38] Learning-Enabled NoC Design for Heterogeneous Manycore Systems
    Kim, Ryan Gary
    PROCEEDINGS OF THE TWENTYFIRST INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2020), 2020, : 268 - 272
  • [39] Survey of network on chip (NoC) architectures & contributions
    Agarwal, Ankur
    Iskander, Cyril
    Shankar, Ravi
    Journal of Engineering, Computing and Architecture, 2009, 3 (01):
  • [40] Thermal Aware Design for Through-Silicon Via (TSV) based 3D Network-on-Chip (NoC) Architectures
    Pasupulety, Ujjwal
    Halavar, Bheemappa
    Talawar, Basavaraj
    PROCEEDINGS OF THE 2018 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2018), 2018, : 236 - 240