Using constraint programming for the design of network-on-chip architectures

被引：3

作者：

Demiriz, Ayhan ^{[1
]}

Bagherzadeh, Nader ^{[2
]}

Alhussein, Abdulaziz ^{[3
]}

机构：

[1] Sakarya Univ, TR-54187 Sakarya, Turkey

[2] Univ Calif Irvine, CPCC, Irvine, CA 92697 USA

[3] King Abdulaziz City Sci & Technol, Riyadh 92697, Saudi Arabia

来源：

COMPUTING | 2015年 / 97卷 / 06期

关键词：

Constraint programming; Application mapping; Scheduling; Network-on-chip; ALLOCATION;

D O I：

10.1007/s00607-013-0359-4

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

NoC technology is composed of packet-based interconnections, where the communication resources are distributed across the network. Therefore, the optimal resource utilization is a crucial consideration for efficient architectural designs. This paper studies the practicality of the Constraint Programming (CP) models for NoC architecture designs that effectively use a regular mesh with wormhole switching and the XY routing. The complexity of the CP models is compared with the earlier Mixed Integer Programming (MIP) models. Practical CP-based mapping and scheduling models are developed and results are reported on the benchmark datasets. Results indicate that mapping and scheduling problems can be solved at near optimality even under relatively shorter run-time limits as compared to those required by the MIP models.

引用

页码：579 / 592

页数：14

共 50 条

[1] Using constraint programming for the design of network-on-chip architectures
Ayhan Demiriz
Nader Bagherzadeh
Abdulaziz Alhussein
Computing, 2015, 97 : 579 - 592
[2] CPNoC: On Using Constraint Programming in Design of Network-on-Chip Architecture
Demiriz, Ayhan
Bagherzadeh, Nader
Alhussein, Abdulaziz
PROCEEDINGS OF THE 2013 21ST EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2013, : 486 - 493
[3] Network-on-chip architectures and design methods
Benini, L
Bertozzi, D
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (02): : 261 - 272
[4] Network-on-chip architectures and design methodologies
Palesi, Maurizio
Kumar, Shashi
Marculescu, Radu
MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 83 - 84
[5] Linear programming based techniques for synthesis of network-on-chip architectures
Srinivasan, K
Chatha, KS
Konjevod, G
IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 422 - 429
[6] An Empirical Network-on-Chip Topology Design for Multicore Architectures
Dongre, Sanskruti
Joshi, Amit
2021 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS, SMART AND GREEN TECHNOLOGIES (ICISSGT 2021), 2021, : 87 - 92
[7] Design of optimised logic interface for network-on-chip architectures
Sakthivel, E.
Arunraja, M.
Uma, K. D.
Shanthi, T.
Muthukrishnan, A.
ELECTRONICS LETTERS, 2018, 54 (12) : 744 - 745
[8] Linear-programming-based techniques for synthesis of network-on-chip architectures
Srinivasan, Krishnan
Chatha, Karam S.
Konjevod, Goran
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (04) : 407 - 420
[9] DESIGN OF A MULTICAST ROUTER FOR NETWORK-ON-CHIP ARCHITECTURES WITH IRREGULAR TOPOLOGIES
Tseng, Hsi-Che
Ye, Zhi-Hong
Chi, Hsin-Chou
PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON COMPUTING & INFORMATICS, 2015, : 570 - 575
[10] A low complexity heuristic for design of custom network-on-chip architectures
Srinivasan, Krishnan
Chatha, Karam S.
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 128 - +

← 1 2 3 4 5 →