Analysis of various adder circuits in Deep Submicron Process.

被引：0

作者：

Aphale, Sayli S. ^{[1
]}

Fakir, Kausar ^{[1
]}

Kodagali, Sushama ^{[1
]}

Mande, S. S. ^{[1
]}

机构：

[1] Ramrao Adik Inst Technol, Elect Engn, Nerul, Navi Mumbai, India

来源：

2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT) | 2016年

关键词：

Adder; power-delay-product; parasitic capacitance; Electric tool; LT spice;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Adder is the most fundamental and frequently used operational circuit in digital electronic systems. Designing, implementation and analysis of the single bit full adder circuits in 45nm deep sub-micron process is the main focus of this paper. CMOS logic is used to implement the Boolean equations of the adders. Adders under consideration are Conventional adder, Mirror Adder and Transmission gate adder. Evaluation of reduction in propagation delay, power consumption, parasitic capacitance due to reduction in number of transistors analyzed. The adders are modeled using Electric tool and LT spice simulation softwares.

引用

页码：307 / 311

页数：5

共 50 条

[1] Analysis of various Full-Adder Circuits in Cadence
Manjunath, K. M.
Haroon, Abdul Lateef P. S.
Pagi, Amarappa
Ulaganathan, J.
2015 INTERNATIONAL CONFERENCE ON EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY (ICERECT), 2015, : 90 - 97
[2] CAD Tools for Analysis of Process Variability Effects in Deep Submicron CMOS Circuits
Kuzmicz, W.
Piwowarska, E.
Pfitzner, A.
Kasprowicz, D.
2008 IEEE REGION 8 INTERNATIONAL CONFERENCE ON COMPUTATIONAL TECHNOLOGIES IN ELECTRICAL AND ELECTRONICS ENGINEERING: SIBIRCON 2008, PROCEEDINGS, 2008, : 304 - 309
[3] Dynamic Power Estimation for Deep Submicron Circuits with Process Variation
Quang Dinh
Chen, Deming
Wong, Martin D. F.
2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 577 - 582
[4] REVIEW ON VARIOUS FULL ADDER CIRCUITS
Basheer, Beema
Varkey, Rincy Merin
PROCEEDINGS OF THE 2019 3RD INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2019), 2019, : 877 - 880
[5] Practical issues of interconnect analysis in deep submicron integrated circuits
Shepard, KL
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 532 - 541
[6] Fabrication Process for Deep Submicron SQUID Circuits with Three Independent Niobium Layers
Wolter, Silke
Linek, Julian
Altmann, Josepha
Weimann, Thomas
Bechstein, Sylke
Kleiner, Reinhold
Beyer, Jorn
Koelle, Dieter
Kieler, Oliver
MICROMACHINES, 2021, 12 (04)
[7] Analysis of Various Adder Circuits for Low Power Consumption and Minimum Propagation Delay
Aphale, S.
Fakir, K.
Kodagali, S.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING 2016 (ICCASP 2016), 2017, 137 : 349 - 357
[8] Power dissipation analysis and optimization of deep submicron CMOS digital circuits
Gu, RX
Elmasry, MI
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) : 707 - 713
[9] Optical Failure Analysis Technique in Deep Submicron CMOS Integrated Circuits
Kim, Sunkwon
Lee, Hyongmin
Lee, Hyunjoong
Woo, Jong-Kwan
Cheon, Junho
Kim, Hwan-Yong
Park, Young June
Kim, Suhwan
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (04) : 302 - 308
[10] Harmony: Static noise analysis of deep submicron digital integrated circuits
Shepard, KL
Narayanan, V
Rose, R
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (08) : 1132 - 1150

← 1 2 3 4 5 →