Analysis of various adder circuits in Deep Submicron Process.

被引：0

作者：

Aphale, Sayli S. ^{[1
]}

Fakir, Kausar ^{[1
]}

Kodagali, Sushama ^{[1
]}

Mande, S. S. ^{[1
]}

机构：

[1] Ramrao Adik Inst Technol, Elect Engn, Nerul, Navi Mumbai, India

来源：

2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT) | 2016年

关键词：

Adder; power-delay-product; parasitic capacitance; Electric tool; LT spice;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Adder is the most fundamental and frequently used operational circuit in digital electronic systems. Designing, implementation and analysis of the single bit full adder circuits in 45nm deep sub-micron process is the main focus of this paper. CMOS logic is used to implement the Boolean equations of the adders. Adders under consideration are Conventional adder, Mirror Adder and Transmission gate adder. Evaluation of reduction in propagation delay, power consumption, parasitic capacitance due to reduction in number of transistors analyzed. The adders are modeled using Electric tool and LT spice simulation softwares.

引用

页码：307 / 311

页数：5

共 50 条

[21] Analog circuits in ultra-deep-submicron CMOS
Annema, AJ
Nauta, B
van Langevelde, R
Tuinhout, H
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (01) : 132 - 143
[22] A comprehensive fault model for deep submicron digital circuits
Abraham, JA
Krishnamachary, A
Tupuri, RS
FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 360 - 364
[23] Leakage current in deep-submicron CMOS circuits
Roy, K
Mukhopadhyay, S
Mahmoodi-Meimand, H
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (06) : 575 - 600
[24] Requirements for practical IDDQ testing of deep submicron circuits
Walker, DMH
2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS, 2000, : 15 - 20
[25] Fault tuples in diagnosis of deep-submicron circuits
Blanton, RD
Chen, JT
Desineni, R
Dwarakanath, KN
Maly, W
Vogels, TJ
INTERNATIONAL TEST CONFERENCE 2002, PROCEEDINGS, 2002, : 233 - 241
[26] Novel simulation of deep-submicron MOSFET circuits
Bruma, S
Otten, RHJM
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 62 - 67
[27] Partitioning and characterization of high speed adder structures in deep-submicron technologies
Estrada, Adrian
Sassaw, Gashaw
Jimenez, Carlos J.
Valencia, Manuel
VLSI CIRCUITS AND SYSTEMS III, 2007, 6590
[28] ANALYSIS OF THE RECONDENSATION PROCESS.
Kryukov, A.P.
Heat transfer. Soviet research, 1979, 11 (02): : 128 - 134
[29] Device Physics Research for Submicron and Deep Submicron Space Microelectronics Devices and Integrated Circuits
Huang Chang
Chinese Journal of Systems Engineering and Electronics, 1992, (04) : 3 - 4
[30] Low Power Adder Circuits Using Various Leakage Reduction Techniques
Upadhyay, Shreya
Tiwari, Sugandha
Birla, Shilpi
Singh, Neha
INTELLIGENT COMPUTING TECHNIQUES FOR SMART ENERGY SYSTEMS, 2020, 607 : 619 - 629

← 1 2 3 4 5 →