Device Physics Research for Submicron and Deep Submicron Space Microelectronics Devices and Integrated Circuits

被引：0
|
作者：
Huang Chang
机构：
来源：
Journal of Systems Engineering and Electronics | 1992年 / 04期
关键词：
GaAs; MESFET; CMOS; Device Physics Research for Submicron and Deep Submicron Space Microelectronics Devices and Integrated Circuits; MOSFET; length;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Device physics research for submicron and deep submicron space microelectronics devicesand integrated circuits will be described in three topics. 1. Thin film submicron and deep submicron SOS / CMOS devices and integrated circuits. 2. Deep submicron LDD CMOS devices and integrated circuits. 3. C band and Ku band microwave GaAs MESFET and Ⅲ-V compound hetrojunctionHEMT and HBT devices and integrated circuits.1. Thin Film Submicron and Deep Submicron SOS / CMOS Devices and Integrated Cir-cuitsBy making use of the total quantity of carriers method, we have analyzed in details the be-havior of thin film (0.06-0.2μm) SOS/ MOS structure. This is the foundation for devicephysics of thin film SOI / MOSFET devices and integrated circuits.
引用
收藏
页码：3 / 4 +6-2
页数：4
相关论文
共 50 条
  • [1] DEVICE MODELING FOR SUBMICRON FET INTEGRATED CIRCUITS.
    Chatterjee, Pallab K.
    1600, (CHMT-5):
  • [2] Space. An accurate and efficient extractor for submicron integrated circuits
    van der Meijs, N.
    van Genderen, A.J.
    Delft progress report, 1988, 12 (03): : 260 - 279
  • [3] Practical issues of interconnect analysis in deep submicron integrated circuits
    Shepard, KL
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 532 - 541
  • [4] Methods for reducing soft errors in deep submicron integrated circuits
    Zhang, K
    Hareland, S
    Senyk, B
    Maiz, J
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 516 - 519
  • [5] DESIGN CHALLENGES FOR DEEP SUBMICRON HIGH FREQUENCY INTEGRATED CIRCUITS
    Albina, Cristian M.
    UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2008, 70 (02): : 53 - 64
  • [6] An integrated logical and physical design flow for deep submicron circuits
    Salek, AH
    Lou, JN
    Pedram, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) : 1305 - 1315
  • [7] Pre-route noise estimation in deep submicron integrated circuits
    Becer, MR
    Blaauw, D
    Panda, R
    Hajj, IN
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 413 - 418
  • [8] Optical Failure Analysis Technique in Deep Submicron CMOS Integrated Circuits
    Kim, Sunkwon
    Lee, Hyongmin
    Lee, Hyunjoong
    Woo, Jong-Kwan
    Cheon, Junho
    Kim, Hwan-Yong
    Park, Young June
    Kim, Suhwan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (04) : 302 - 308
  • [9] Harmony: Static noise analysis of deep submicron digital integrated circuits
    Shepard, KL
    Narayanan, V
    Rose, R
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (08) : 1132 - 1150
  • [10] Advanced failure detection techniques in deep submicron CMOS integrated circuits
    Rubio, A
    Altet, J
    Mateo, D
    MICROELECTRONICS RELIABILITY, 1999, 39 (6-7) : 909 - 918
12345