Analysis of various adder circuits in Deep Submicron Process.

被引：0

作者：

Aphale, Sayli S. ^{[1
]}

Fakir, Kausar ^{[1
]}

Kodagali, Sushama ^{[1
]}

Mande, S. S. ^{[1
]}

机构：

[1] Ramrao Adik Inst Technol, Elect Engn, Nerul, Navi Mumbai, India

来源：

2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT) | 2016年

关键词：

Adder; power-delay-product; parasitic capacitance; Electric tool; LT spice;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Adder is the most fundamental and frequently used operational circuit in digital electronic systems. Designing, implementation and analysis of the single bit full adder circuits in 45nm deep sub-micron process is the main focus of this paper. CMOS logic is used to implement the Boolean equations of the adders. Adders under consideration are Conventional adder, Mirror Adder and Transmission gate adder. Evaluation of reduction in propagation delay, power consumption, parasitic capacitance due to reduction in number of transistors analyzed. The adders are modeled using Electric tool and LT spice simulation softwares.

引用

页码：307 / 311

页数：5

共 50 条

[31] Design and analysis of 32 bit CMOS adder using sub-threshold voltage at deep submicron technology
Kaur, Jaspreet
Singh, Parminder
4TH INTERNATIONAL CONFERENCE ON ADVANCEMENTS IN ENGINEERING & TECHNOLOGY (ICAET-2016), 2016, 57
[32] Physical Design, Implementatation and FFT analysis of multistage Differential Amplifiers Circuits using C5 Process for deep submicron CMOS
Barsiya, Shreya
Johari, Ayoush
Changlani, Soni
2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 449 - 454
[33] Can RSFQ logic circuits be scaled to deep submicron junctions?
Kadin, AM
Mancini, CA
Feldman, MJ
Brock, DK
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2001, 11 (01) : 1050 - 1055
[34] DESIGN CHALLENGES FOR DEEP SUBMICRON HIGH FREQUENCY INTEGRATED CIRCUITS
Albina, Cristian M.
UNIVERSITY POLITEHNICA OF BUCHAREST SCIENTIFIC BULLETIN SERIES C-ELECTRICAL ENGINEERING AND COMPUTER SCIENCE, 2008, 70 (02): : 53 - 64
[35] Methods for reducing soft errors in deep submicron integrated circuits
Zhang, K
Hareland, S
Senyk, B
Maiz, J
1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 516 - 519
[36] An integrated logical and physical design flow for deep submicron circuits
Salek, AH
Lou, JN
Pedram, M
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (09) : 1305 - 1315
[37] The impact of scaling down to deep submicron on CMOS RF circuits
Huang, QT
Piazza, F
Orsatti, P
Ohguro, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (07) : 1023 - 1036
[38] A methodology for the characterization of arithmetic circuits on CMOS deep submicron technologies
Estrada, A
Jiménez, CJ
Valencia, M
VLSI Circuits and Systems II, Pts 1 and 2, 2005, 5837 : 902 - 912
[39] The latest analysis of milling process.
Brodner, E
ZEITSCHRIFT DES VEREINES DEUTSCHER INGENIEURE, 1933, 77 : 1113 - 1117
[40] Effect of Various Roll Roughening Patterns on the Rolling Process.
Rollwagen, Guenter
1600, (16):

← 1 2 3 4 5 →