REVIEW ON VARIOUS FULL ADDER CIRCUITS

被引:0
|
作者
Basheer, Beema [1 ]
Varkey, Rincy Merin [1 ]
机构
[1] St Josephs Coll Engn & Technol, Elect & Commun Engn, Palai, Kerala, India
关键词
Full adder; CMOS technology; GM; MOD-GM; Power; Full swing restoration; Delay;
D O I
10.1109/iccmc.2019.8819680
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper explores different Full adder techniques such as Transmission Gate(TG) logic, Complementary pass transistor logic(CPL), Complementary metal oxide semiconductor(CMOS), Gate diffusion input (GDI) and Modified GDI (Gate Diffusion Input) logic. The main objective is find full adders providing low powered and high-speed with good voltage swing. GDI (Gate Diffusion Input) is one of the area effective, high speed and low power technique. It needs smallest amount of transistors as compared to conventional CMOS technology. But the drawback of GDI (Gate Diffusion Input) is that its output has poor logic swing. Modified Gate diffusion technique overcomes this problem.
引用
收藏
页码:877 / 880
页数:4
相关论文
共 50 条
  • [1] Analysis of various Full-Adder Circuits in Cadence
    Manjunath, K. M.
    Haroon, Abdul Lateef P. S.
    Pagi, Amarappa
    Ulaganathan, J.
    2015 INTERNATIONAL CONFERENCE ON EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY (ICERECT), 2015, : 90 - 97
  • [2] Novel Quaternary Quantum Reversible Half Adder and Full Adder Circuits
    Doshanlou, Abdollah Norouzi
    Haghparast, Majid
    Hosseinzadeh, Mehdi
    IETE JOURNAL OF RESEARCH, 2022, 68 (02) : 1525 - 1531
  • [3] A review of 0.18-μm full adder performances for tree structured arithmetic circuits
    Chang, CH
    Gu, JM
    Zhang, MY
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (06) : 686 - 695
  • [4] Generalized Full Adder Circuits (GFAs). Part I
    Yamaguchi, Shin'nosuke
    Wasaki, Katsumi
    Shimoi, Nobuhiro
    FORMALIZED MATHEMATICS, 2005, 13 (04): : 549 - 571
  • [5] Efficient design approaches to CMOS full adder circuits
    Yan, Aibin
    Bao, Han
    Jiang, Wangjin
    Cui, Jie
    Huang, Zhengfeng
    Wen, Xiaoqing
    MICROELECTRONICS JOURNAL, 2024, 149
  • [6] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits
    Asma Taheri Monfared
    Majid Haghparast
    Kamalika Datta
    International Journal of Theoretical Physics, 2019, 58 : 2184 - 2199
  • [7] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits
    Monfared, Asma Taheri
    Haghparast, Majid
    Datta, Kamalika
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (07) : 2184 - 2199
  • [8] Power Delay Product Optimized Hybrid Full Adder Circuits
    Rashid, M.
    Muhtaroglu, A.
    2017 INTERNATIONAL ARTIFICIAL INTELLIGENCE AND DATA PROCESSING SYMPOSIUM (IDAP), 2017,
  • [9] Design and Application of Full Adder in Single Flux Quantum Circuits
    Yang R.-T.
    Ren J.
    Gao X.-P.
    Wang Z.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2023, 51 (02): : 307 - 313
  • [10] Analysis of various adder circuits in Deep Submicron Process.
    Aphale, Sayli S.
    Fakir, Kausar
    Kodagali, Sushama
    Mande, S. S.
    2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 307 - 311