Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits

被引:13
|
作者
Monfared, Asma Taheri [1 ]
Haghparast, Majid [2 ]
Datta, Kamalika [3 ]
机构
[1] Islamic Azad Univ, Abadan Branch, Dept Comp, Abadan, Iran
[2] Islamic Azad Univ, Yadegar E Imam Khomeini RAH Shahre Rey Branch, Dept Comp Engn, Tehran, Iran
[3] Nanyang Technol Univ Singapore, Sch Comp Sci & Engn, Singapore, Singapore
关键词
Multiple valued logic; Reversible logic; Quantum computing; Quaternary logic; Quantum reversible adder circuits; KRONECKER DECISION DIAGRAMS; DESIGN; LOGIC;
D O I
10.1007/s10773-019-04108-5
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
Multiple valued quantum logic is a promising research area in quantum computing technology having several advantages over binary quantum logic. Adder circuits as well as subtractor circuits are the major components of various computational units in computers and other complex computational systems. In this paper, we propose a quaternary quantum reversible half-adder circuit using quaternary 1-qudit gates, 2-qudit Feynman and Muthukrishnan-Stroud gates. Then we propose a quaternary quantum reversible full adder and a quaternary quantum parallel adder circuit. In addition, we propose a quaternary quantum reversible parallel adder/subtractor circuit. The proposed designs are compared with existing designs and improvements in terms of hardware complexity, quantum cost, number of constant inputs and garbage outputs are reported.
引用
收藏
页码:2184 / 2199
页数:16
相关论文
共 50 条
  • [1] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits
    Asma Taheri Monfared
    Majid Haghparast
    Kamalika Datta
    International Journal of Theoretical Physics, 2019, 58 : 2184 - 2199
  • [2] Novel Quaternary Quantum Reversible Half Adder and Full Adder Circuits
    Doshanlou, Abdollah Norouzi
    Haghparast, Majid
    Hosseinzadeh, Mehdi
    IETE JOURNAL OF RESEARCH, 2022, 68 (02) : 1525 - 1531
  • [3] Quantum half-adder
    Barbosa, Geraldo A.
    PHYSICAL REVIEW A, 2006, 73 (05):
  • [4] Quantum full adder and subtractor
    Cheng, KW
    Tseng, CC
    ELECTRONICS LETTERS, 2002, 38 (22) : 1343 - 1344
  • [5] Ultracompact all-optical full-adder and half-adder based on nonlinear plasmonic nanocavities
    Xie, Jingya
    Niu, Xinxiang
    Hu, Xiaoyong
    Wang, Feifan
    Chai, Zhen
    Yang, Hong
    Gong, Qihuang
    NANOPHOTONICS, 2017, 6 (05) : 1161 - 1173
  • [6] Design of Efficient Reversible Parallel Binary Adder/Subtractor
    Rangaraju, H. G.
    Venugopal, U.
    Muralidhara, K. N.
    Raja, K. B.
    COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 83 - +
  • [7] A half-adder (HA) and a full-adder (FA) combining single-electron transistors (SETs) with MOSFETs
    Yu, Yun Seop
    Choi, Jung-Bum
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2007, 22 (06) : 647 - 652
  • [8] DESIGN OF A PARALLEL BCD ADDER/SUBTRACTOR
    WHITE, G
    ELECTRONIC ENGINEERING, 1969, 41 (492): : 229 - &
  • [9] Mapping of subtractor and adder-subtractor circuits on reversible quantum gates
    Thapliyal H.
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2016, 9570 : 10 - 34
  • [10] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder
    Nagamani, A. N.
    Ashwin, S.
    Agrawal, Vinod Kumar
    2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779