Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits

被引：13
|
作者：
Monfared, Asma Taheri [1 ]
Haghparast, Majid [2 ]
Datta, Kamalika [3 ]
机构：
[1] Islamic Azad Univ, Abadan Branch, Dept Comp, Abadan, Iran
[2] Islamic Azad Univ, Yadegar E Imam Khomeini RAH Shahre Rey Branch, Dept Comp Engn, Tehran, Iran
[3] Nanyang Technol Univ Singapore, Sch Comp Sci & Engn, Singapore, Singapore
来源：
INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS | 2019年 / 58卷 / 07期
关键词：
Multiple valued logic; Reversible logic; Quantum computing; Quaternary logic; Quantum reversible adder circuits; KRONECKER DECISION DIAGRAMS; DESIGN; LOGIC;
D O I：
10.1007/s10773-019-04108-5
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
Multiple valued quantum logic is a promising research area in quantum computing technology having several advantages over binary quantum logic. Adder circuits as well as subtractor circuits are the major components of various computational units in computers and other complex computational systems. In this paper, we propose a quaternary quantum reversible half-adder circuit using quaternary 1-qudit gates, 2-qudit Feynman and Muthukrishnan-Stroud gates. Then we propose a quaternary quantum reversible full adder and a quaternary quantum parallel adder circuit. In addition, we propose a quaternary quantum reversible parallel adder/subtractor circuit. The proposed designs are compared with existing designs and improvements in terms of hardware complexity, quantum cost, number of constant inputs and garbage outputs are reported.
引用
收藏
页码：2184 / 2199
页数：16
相关论文
共 50 条
  • [21] OPTICAL IMPLEMENTATION OF PARALLEL DIGITAL ADDER AND SUBTRACTOR
    FUKUSHIMA, S
    KUROKAWA, T
    SUZUKI, H
    APPLIED OPTICS, 1990, 29 (14): : 2099 - 2106
  • [22] Design of a Novel Reversible Full Adder and Reversible Full Subtractor
    AnanthaLakshmi, A. V.
    Sudha, G. F.
    ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 623 - 632
  • [23] Design of high-performance quaternary half adder, full adder, and multiplier
    Jafari, Majid
    Sayedsalehi, Samira
    Mirzaee, Reza Faghih
    Farazkish, Razieh
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2025, 122 (02)
  • [24] A General Method of Constructing the Reversible Full-adder
    Ni, Lihui
    Guan, Zhijin
    Zhu, Wenying
    2010 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY AND SECURITY INFORMATICS (IITSI 2010), 2010, : 109 - 113
  • [25] Analysis of various Full-Adder Circuits in Cadence
    Manjunath, K. M.
    Haroon, Abdul Lateef P. S.
    Pagi, Amarappa
    Ulaganathan, J.
    2015 INTERNATIONAL CONFERENCE ON EMERGING RESEARCH IN ELECTRONICS, COMPUTER SCIENCE AND TECHNOLOGY (ICERECT), 2015, : 90 - 97
  • [26] Isomorphic structured synthesis of half adder and full adder
    Ghaznavi-Ghoushchi, MB
    Nabavi, AR
    IEEE CCEC 2002: CANADIAN CONFERENCE ON ELECTRCIAL AND COMPUTER ENGINEERING, VOLS 1-3, CONFERENCE PROCEEDINGS, 2002, : 634 - 639
  • [27] Molecular beacon-based half-adder and half-subtractor
    Yang, Chia-Ning
    Hsu, Chun-Yu
    Chuang, Yu-Chung
    CHEMICAL COMMUNICATIONS, 2012, 48 (01) : 112 - 114
  • [28] Quantum Gate Implementation of a Novel Reversible Half Adder and Subtractor Circuit
    Jain, Ritika
    Sarma, Rajkumar
    2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, : 72 - 76
  • [29] A need of quantum computing: "Reversible logic synthesis of parallel binary adder-subtractor"
    Thapliyal, H
    Srinivas, M
    Arabnia, HR
    ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 60 - 66
  • [30] Design of a Compact Ternary Parallel Adder/Subtractor Circuit in Quantum Computing
    Lisa, Nusrat Jahan
    Babu, Hafiz Md Hasan
    2015 IEEE 45TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2015, : 36 - 41
12345