共 50 条
- [1] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder 2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779
- [3] Design of Efficient Reversible Parallel Binary Adder/Subtractor COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 83 - +
- [5] A High Performance Unified BCD and Binary Adder/Subtractor 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 211 - +
- [6] Design of a Compact Ternary Parallel Adder/Subtractor Circuit in Quantum Computing 2015 IEEE 45TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2015, : 36 - 41
- [7] A Novel approach to design BCD adder and carry Skip BCD adder 21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 566 - 571
- [8] OPTICAL IMPLEMENTATION OF PARALLEL DIGITAL ADDER AND SUBTRACTOR APPLIED OPTICS, 1990, 29 (14): : 2099 - 2106
- [9] Quaternary Quantum/Reversible Half-Adder, Full-Adder, Parallel Adder and Parallel Adder/Subtractor Circuits International Journal of Theoretical Physics, 2019, 58 : 2184 - 2199