DESIGN OF A PARALLEL BCD ADDER/SUBTRACTOR

被引：0
|
作者：
WHITE, G
机构：
来源：
ELECTRONIC ENGINEERING | 1969年 / 41卷 / 492期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：229 / &
相关论文
共 50 条
  • [21] Design of optical quaternary adder and subtractor using polarization switching
    Mandal S.
    Mandal D.
    Mandal M.K.
    Garai S.K.
    Journal of Optics, 2018, 47 (3) : 332 - 350
  • [22] A SIMPLIFIED ADDER-SUBTRACTOR
    HOLUB, I
    ELECTRONIC ENGINEERING, 1983, 55 (676): : 25 - 25
  • [23] Quantum full adder and subtractor
    Cheng, KW
    Tseng, CC
    ELECTRONICS LETTERS, 2002, 38 (22) : 1343 - 1344
  • [24] Design of novel reversible carry look-ahead BCD subtractor
    Thapliyal, Himanshu
    Gupta, Sumedha K.
    ICIT 2006: 9TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, 2006, : 253 - +
  • [25] Design and Implementation of CORDIC algorithm using Integrated Adder and Subtractor
    Bhukya, Sreenivasu
    Inguva, Sharath Chandra
    2021 6TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2021,
  • [26] Design of a Novel Reversible Full Adder and Reversible Full Subtractor
    AnanthaLakshmi, A. V.
    Sudha, G. F.
    ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 623 - 632
  • [27] Analysis and Design of Reversible Excess-3 Adder and Subtractor
    Nayak, V. Shiva Prasad
    Ramchander, N.
    Reddy, R. Sumanth
    Marandi, Tapas
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 397 - 400
  • [28] PARAMETRIC-AREA AUTOMATED ADDER SUBTRACTOR VLSI DESIGN
    KOUFOPAVLOU, OG
    KYRLOGLOU, NA
    GOUTIS, CE
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 70 (01) : 35 - 42
  • [29] Floating point adder/subtractor performing IEEE rounding and addition/subtraction in parallel
    Park, WC
    Lee, SW
    Kwon, OY
    Han, TD
    Kim, SD
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (04) : 297 - 305
  • [30] BUTTERFLY INTERCONNECTION IMPLEMENTATION FOR AN N-BIT PARALLEL FULL ADDER SUBTRACTOR
    SUN, DG
    XIANG, Q
    WANG, NX
    WENG, ZH
    OPTICAL ENGINEERING, 1992, 31 (07) : 1568 - 1575
12345