DESIGN OF A PARALLEL BCD ADDER/SUBTRACTOR

被引：0
|
作者：
WHITE, G
机构：
来源：
ELECTRONIC ENGINEERING | 1969年 / 41卷 / 492期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：229 / &
相关论文
共 50 条
  • [41] Parallel prefix adder design
    Beaumont-Smith, A
    Lim, CC
    ARITH-15 2001: 15TH SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2001, : 218 - 225
  • [42] Design of Reversible Ternary Adder/Subtractor and Encoder/Priority Encoder Circuits
    Ghosh, Kaustav
    Haque, Md. Misbahul
    Chakraborty, Sanjay
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1290 - 1295
  • [43] MINIMIZATION AND OPTIMIZATION OF REVERSIBLE BCD-FULL ADDER/SUBTRACTOR USING GENETIC ALGORITHM AND DON'T CARE CONCEPT
    Mohammadi, Majid
    Haghparast, Majid
    Eshghi, Mohammad
    Navi, Keivan
    INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2009, 7 (05) : 969 - 989
  • [44] DESIGN FOR A PARALLEL BINARY ADDER
    EARNSHAW, JB
    FENWICK, PM
    ELECTRONIC ENGINEERING, 1966, 38 (466): : 794 - &
  • [45] Mapping of subtractor and adder-subtractor circuits on reversible quantum gates
    Thapliyal H.
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2016, 9570 : 10 - 34
  • [46] Reduced delay BCD adder
    Bayrakci, Alp Arslan
    Akkas, Ahmet
    2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 266 - 271
  • [47] A need of quantum computing: "Reversible logic synthesis of parallel binary adder-subtractor"
    Thapliyal, H
    Srinivas, M
    Arabnia, HR
    ESA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS AND APPLICATIONS, 2005, : 60 - 66
  • [48] Reversible Adder/Subtractor with Overflow Detector
    Sultana, Sayeeda
    Radecka, Katarzyna
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [49] High Speed BCD Adder
    Sundaresan, C.
    Chaitanya, C. V. S.
    Venkateswaran, P. R.
    Bhat, Somashekara
    Kumar, J. Mohan
    PROCEEDINGS OF THE 2011 2ND INTERNATIONAL CONGRESS ON COMPUTER APPLICATIONS AND COMPUTATIONAL SCIENCE, VOL 2, 2012, 145 : 113 - 118
  • [50] Design and Modelling of Single Electron Transistor Based Reconfigurable Adder-Subtractor
    Rathnakannan, K.
    Ranjan, P. Vanaja
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2008, 3 (03) : 289 - 296
12345