High Speed BCD Adder

被引:0
|
作者
Sundaresan, C.
Chaitanya, C. V. S.
Venkateswaran, P. R.
Bhat, Somashekara
Kumar, J. Mohan
机构
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In recent trends managing, using and processing a high volume of data has become part of real time computation. As the importance of decimal arithmetic is growing in all financial, internet-based and commercial applications, more attention has to be paid for fast decimal data processing. Despite the widespread use of binary arithmetic, decimal computation remains essential for many applications, Decimal numbers are not only required whenever numbers are presented for human inspection, but also often used when fractions are involved. In this paper new design of high speed Binary Coded Decimal (BCD) addition is discussed.
引用
收藏
页码:113 / 118
页数:6
相关论文
共 50 条
  • [1] Design of High Speed BCD Adder Using CMOS Technology
    Al Share, Abdelsalam
    Zghoul, Fadi Nessir
    Al-Khaleel, Osama
    Al-Khaleel, Mohammad
    Papachristou, Chris
    IEEE ACCESS, 2023, 11 : 141628 - 141639
  • [2] COMPROMISE BETWEEN SPEED AND COMPLEXITY IN A BCD ADDER
    LO, HY
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1979, 46 (01) : 75 - 79
  • [3] A Novel approach to design BCD adder and carry Skip BCD adder
    Biswas, Ashis Kumer
    Hasan, Md. Mahmudul
    Hasan, Moshaddek
    Chowdhury, Ahsan Raja
    Babu, Hafiz Md. Hasan
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 566 - 571
  • [4] A High Performance Unified BCD and Binary Adder/Subtractor
    Singh, Anshul
    Gupta, Aman
    Veeramachaneni, Sreehari
    Srinivas, M. B.
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 211 - +
  • [5] Reduced delay BCD adder
    Bayrakci, Alp Arslan
    Akkas, Ahmet
    2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 266 - 271
  • [6] BCD SERIAL ADDER/SUBTRACTOR
    NICOUD, JD
    ELECTRONICS LETTERS, 1969, 5 (26) : 686 - &
  • [7] An enhanced high-speed multi-digit BCD adder using quantum-dot cellular automata
    D.Ajitha
    K.V.Ramanaiah
    V.Sumalatha
    Journal of Semiconductors, 2017, 38 (02) : 42 - 50
  • [8] A New Reversible Design of BCD Adder
    Thapliyal, Himanshu
    Ranganathan, Nagarajan
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1180 - 1183
  • [9] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder
    Nagamani, A. N.
    Ashwin, S.
    Agrawal, Vinod Kumar
    2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779
  • [10] DESIGN OF A PARALLEL BCD ADDER/SUBTRACTOR
    WHITE, G
    ELECTRONIC ENGINEERING, 1969, 41 (492): : 229 - &