共 50 条
- [1] Design of Encoder for Ternary Logic Circuits 2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 85 - 88
- [4] Mapping of subtractor and adder-subtractor circuits on reversible quantum gates Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2016, 9570 : 10 - 34
- [5] A novel reversible ternary coded decimal adder/subtractor Journal of Ambient Intelligence and Humanized Computing, 2021, 12 : 7745 - 7763
- [6] Programmable wide range voltage adder/subtractor and its application as an encoder IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (06): : 697 - 702
- [8] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder 2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779
- [10] A BCD PRIORITY ENCODER DESIGNED BY REVERSIBLE LOGIC 2012 INTERNATIONAL CONFERENCE ON WAVELET ACTIVE MEDIA TECHNOLOGY AND INFORMATION PROCESSING (LCWAMTIP), 2012, : 318 - 321