共 50 条
- [1] A novel reversible ternary coded decimal adder/subtractor [J]. Journal of Ambient Intelligence and Humanized Computing, 2021, 12 : 7745 - 7763
- [4] Towards quantum reversible ternary coded decimal adder [J]. Quantum Information Processing, 2017, 16
- [7] CMOS based design and simulation of Ternary Full Adder and Ternary coded decimal (TCD) adder circuit [J]. PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2016), 2016,
- [8] Design of a Novel Reversible Full Adder and Reversible Full Subtractor [J]. ADVANCES IN COMPUTING AND INFORMATION TECHNOLOGY, VOL 3, 2013, 178 : 623 - 632
- [9] Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder [J]. 18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 255 - 260
- [10] Design of Reversible Ternary Adder/Subtractor and Encoder/Priority Encoder Circuits [J]. 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1290 - 1295