Design of Reversible Ternary Adder/Subtractor and Encoder/Priority Encoder Circuits

被引:0
|
作者
Ghosh, Kaustav [1 ]
Haque, Md. Misbahul [1 ]
Chakraborty, Sanjay [1 ]
机构
[1] Inst Engn & Management Kolkata, Comp Sci & Engn, Kolkata, W Bengal, India
关键词
Quantum Circuit; Reversible logic; Qutrits; Ternary Adder; Subtractor; Quantum cost; Ternary Priority Encoder;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ternary quantum logic plays a very important role for building high speed and efficient futuristic computers. It has several advantages over classical computing and binary quantum circuits. In this paper, the realization of basic ternary circuits for adder/subtractor, encoder and priority encoder are proposed and designed. These circuits are very essential for the construction of various computational units of quantum computers and other complex computational systems. Design of reversible circuits can be improved by reducing the quantum circuit cost. This paper uses some elementary components and typical ternary gates (generalized ternary gate, M-S gate etc.) to perform arithmetic addition, subtraction and encoding operations. Finally, it evaluates the optimum cost for each circuit.
引用
收藏
页码:1290 / 1295
页数:6
相关论文
共 50 条
  • [41] Minimization of a Reversible Quantum 2n-to-n BCD Priority Encoder
    Lisa, Nusrat Jahan
    Babu, Hafiz Md Hasan
    2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2014, : 77 - 82
  • [42] Fault-tolerant quantum reversible full adder/subtractor: Design and implementation
    Mirizadeh, Seyyed Mohammad Amir
    Asghari, Parvaneh
    OPTIK, 2022, 253
  • [43] MOS only oscillator using adder and subtractor circuits
    Yildiz, Merih
    Goknar, Cem
    Minaei, Shahram
    2015 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2015, : 33 - 36
  • [44] DESIGN OF A PARALLEL BCD ADDER/SUBTRACTOR
    WHITE, G
    ELECTRONIC ENGINEERING, 1969, 41 (492): : 229 - &
  • [45] Testing Reversible Adder/Subtractor for Missing Control Points
    Sultana, Sayeeda
    Radecka, Katarzyna
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 412 - 415
  • [46] Novel design of reversible priority encoder in quantum dot cellular automata based on Toffoli gate and Feynman gate
    Jadav Chandra Das
    Debashis De
    The Journal of Supercomputing, 2019, 75 : 6882 - 6903
  • [47] Novel design of reversible priority encoder in quantum dot cellular automata based on Toffoli gate and Feynman gate
    Das, Jadav Chandra
    De, Debashis
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (10): : 6882 - 6903
  • [48] Design of Ternary Reversible Sequential Circuits
    Khan, Mozammel H. A.
    2014 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2014, : 140 - 143
  • [49] Encoder-Based Optimization of CNFET-Based Ternary Logic Circuits
    Vudadha, Chetan
    Rajagopalan, Srinivasan
    Dusi, Aditya
    Phaneendra, P. Sai
    Srinivas, M. B.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (02) : 299 - 310
  • [50] Power Efficient Priority Encoder and Decoder
    Singha, Thockchom Birjit
    Konwari, Shruti
    Roy, Soumik
    Vanlalchaka, Reginald H.
    2014 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2014,