共 50 条
- [41] Minimization of a Reversible Quantum 2n-to-n BCD Priority Encoder 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2014, : 77 - 82
- [42] Fault-tolerant quantum reversible full adder/subtractor: Design and implementation OPTIK, 2022, 253
- [43] MOS only oscillator using adder and subtractor circuits 2015 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2015, : 33 - 36
- [45] Testing Reversible Adder/Subtractor for Missing Control Points 2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 412 - 415
- [46] Novel design of reversible priority encoder in quantum dot cellular automata based on Toffoli gate and Feynman gate The Journal of Supercomputing, 2019, 75 : 6882 - 6903
- [47] Novel design of reversible priority encoder in quantum dot cellular automata based on Toffoli gate and Feynman gate JOURNAL OF SUPERCOMPUTING, 2019, 75 (10): : 6882 - 6903
- [48] Design of Ternary Reversible Sequential Circuits 2014 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2014, : 140 - 143
- [50] Power Efficient Priority Encoder and Decoder 2014 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2014,