Design of Reversible Ternary Adder/Subtractor and Encoder/Priority Encoder Circuits

被引:0
|
作者
Ghosh, Kaustav [1 ]
Haque, Md. Misbahul [1 ]
Chakraborty, Sanjay [1 ]
机构
[1] Inst Engn & Management Kolkata, Comp Sci & Engn, Kolkata, W Bengal, India
关键词
Quantum Circuit; Reversible logic; Qutrits; Ternary Adder; Subtractor; Quantum cost; Ternary Priority Encoder;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ternary quantum logic plays a very important role for building high speed and efficient futuristic computers. It has several advantages over classical computing and binary quantum circuits. In this paper, the realization of basic ternary circuits for adder/subtractor, encoder and priority encoder are proposed and designed. These circuits are very essential for the construction of various computational units of quantum computers and other complex computational systems. Design of reversible circuits can be improved by reducing the quantum circuit cost. This paper uses some elementary components and typical ternary gates (generalized ternary gate, M-S gate etc.) to perform arithmetic addition, subtraction and encoding operations. Finally, it evaluates the optimum cost for each circuit.
引用
收藏
页码:1290 / 1295
页数:6
相关论文
共 50 条
  • [31] New Design of Reversible Full Adder/Subtractor Using R Gate
    Montaser, Rasha
    Younes, Ahmed
    Abdel-Aty, Mahmoud
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (01) : 167 - 183
  • [32] A Full Parallel Priority Encoder Design Used in Comparator
    Huang, Shao-Wei
    Chang, Yen-Jen
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 877 - 880
  • [33] New Design of Reversible Full Adder/Subtractor Using R Gate
    Rasha Montaser
    Ahmed Younes
    Mahmoud Abdel-Aty
    International Journal of Theoretical Physics, 2019, 58 : 167 - 183
  • [34] Function Design for Minimum Multiple-Control Toffoli Circuits of Reversible Adder/Subtractor Blocks and Arithmetic Logic Units
    Ali, Md Belayet
    Hirayama, Takashi
    Yamanaka, Katsuhisa
    Nishitani, Yasuaki
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (12): : 2231 - 2243
  • [35] On Design of Parity Preserving Reversible Adder Circuits
    Haghparast, Majid
    Bolhassani, Ali
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2016, 55 (12) : 5118 - 5135
  • [36] On Design of Parity Preserving Reversible Adder Circuits
    Majid Haghparast
    Ali Bolhassani
    International Journal of Theoretical Physics, 2016, 55 : 5118 - 5135
  • [37] Design of encoder and decoder using reversible logic gates
    Kalamani C.
    Murugasami R.
    Usha S.
    Saravanakumar S.
    Measurement: Sensors, 2024, 31
  • [38] Design and Development of SS Reversible Logic Gate and it's Application as Adder & Subtractor
    Kolay, Snigdha Chowdhury
    Chattopadhyay, Subrata
    Bandyopadhyay, Mandakinee
    PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT-2020), 2020, : 977 - 981
  • [39] Design of reversible adder-subtractor and its mapping in optical computing domain
    Kotiyal, Saurabh
    Thapliyal, Himanshu
    Ranganathan, Nagarajan
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2014, 8911 : 37 - 55
  • [40] Design and Analysis of Priority Encoder with Low Power MTCMOS Technique
    Saini, Sakshi
    Singh, Balwinder
    Pahuja, Hitesh
    Chhabra, Varun A.
    PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE CONFLUENCE 2018 ON CLOUD COMPUTING, DATA SCIENCE AND ENGINEERING, 2018, : 550 - 555