共 50 条
- [32] A Full Parallel Priority Encoder Design Used in Comparator 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 877 - 880
- [33] New Design of Reversible Full Adder/Subtractor Using R Gate International Journal of Theoretical Physics, 2019, 58 : 167 - 183
- [34] Function Design for Minimum Multiple-Control Toffoli Circuits of Reversible Adder/Subtractor Blocks and Arithmetic Logic Units IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (12): : 2231 - 2243
- [36] On Design of Parity Preserving Reversible Adder Circuits International Journal of Theoretical Physics, 2016, 55 : 5118 - 5135
- [38] Design and Development of SS Reversible Logic Gate and it's Application as Adder & Subtractor PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT-2020), 2020, : 977 - 981
- [39] Design of reversible adder-subtractor and its mapping in optical computing domain Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2014, 8911 : 37 - 55
- [40] Design and Analysis of Priority Encoder with Low Power MTCMOS Technique PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE CONFLUENCE 2018 ON CLOUD COMPUTING, DATA SCIENCE AND ENGINEERING, 2018, : 550 - 555