Design of Reversible Ternary Adder/Subtractor and Encoder/Priority Encoder Circuits

被引:0
|
作者
Ghosh, Kaustav [1 ]
Haque, Md. Misbahul [1 ]
Chakraborty, Sanjay [1 ]
机构
[1] Inst Engn & Management Kolkata, Comp Sci & Engn, Kolkata, W Bengal, India
关键词
Quantum Circuit; Reversible logic; Qutrits; Ternary Adder; Subtractor; Quantum cost; Ternary Priority Encoder;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ternary quantum logic plays a very important role for building high speed and efficient futuristic computers. It has several advantages over classical computing and binary quantum circuits. In this paper, the realization of basic ternary circuits for adder/subtractor, encoder and priority encoder are proposed and designed. These circuits are very essential for the construction of various computational units of quantum computers and other complex computational systems. Design of reversible circuits can be improved by reducing the quantum circuit cost. This paper uses some elementary components and typical ternary gates (generalized ternary gate, M-S gate etc.) to perform arithmetic addition, subtraction and encoding operations. Finally, it evaluates the optimum cost for each circuit.
引用
收藏
页码:1290 / 1295
页数:6
相关论文
共 50 条
  • [21] Reversible priority encoder design and implementation using quantum-dot cellular automata
    Das, Jadav Chandra
    De, Debashis
    IET QUANTUM COMMUNICATION, 2020, 1 (02): : 72 - 78
  • [22] TERNARY ADDER AND SUBTRACTOR USING TERNARY MULTIPLEXER
    SHIVASHANKAR, HN
    SHIVAPRASAD, AP
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1983, 54 (02) : 201 - 209
  • [23] Design and Performance Analysis for the Reversible Realization of Adder/Subtractor Circuit
    Shukla, Vandana
    Singh, O. P.
    Mishra, G. R.
    Tiwari, R. K.
    2017 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING AND COMMUNICATION TECHNOLOGIES (ICETCCT), 2017, : 162 - 167
  • [24] Analysis and Design of Reversible Excess-3 Adder and Subtractor
    Nayak, V. Shiva Prasad
    Ramchander, N.
    Reddy, R. Sumanth
    Marandi, Tapas
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 397 - 400
  • [25] Reversible priority encoder in quantum-dot cellular automata
    Heikalabad, Saeed Rasouli
    INORGANIC CHEMISTRY COMMUNICATIONS, 2024, 164
  • [26] Monoimmittance priority encoder
    Bilynsky, Yosyp Y.
    Stakhova, Volodymyr P.
    Lazarev, Alexander A.
    Smolarz, Andrzej
    Azeshova, Zhanar
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2018, 2018, 10808
  • [27] Reversible Adder/Subtractor with Overflow Detector
    Sultana, Sayeeda
    Radecka, Katarzyna
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [28] Design of ternary encoder and decoder using CNTFET
    Prasad, Vikash
    Banerjee, Anirban
    Das, Debaprasad
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (01) : 135 - 151
  • [29] The symmetric MSD encoder for one-step adder of ternary optical computer
    Song Kai
    Yan LiPing
    OPTICS COMMUNICATIONS, 2016, 372 : 221 - 228
  • [30] Design of a Compact Ternary Parallel Adder/Subtractor Circuit in Quantum Computing
    Lisa, Nusrat Jahan
    Babu, Hafiz Md Hasan
    2015 IEEE 45TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2015, : 36 - 41