共 50 条
- [2] Design of Reversible Ternary Adder/Subtractor and Encoder/Priority Encoder Circuits [J]. 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1290 - 1295
- [4] Mapping of subtractor and adder-subtractor circuits on reversible quantum gates [J]. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2016, 9570 : 10 - 34
- [5] Designing Novel Quaternary Quantum Reversible Subtractor Circuits [J]. International Journal of Theoretical Physics, 2018, 57 : 226 - 237
- [7] Design of Ternary Reversible Sequential Circuits [J]. 2014 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2014, : 140 - 143
- [10] An efficient design of reversible ternary full-adder/full-subtractor with low quantum cost [J]. Quantum Information Processing, 2020, 19