DESIGN OF A PARALLEL BCD ADDER/SUBTRACTOR

被引：0
|
作者：
WHITE, G
机构：
来源：
ELECTRONIC ENGINEERING | 1969年 / 41卷 / 492期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：229 / &
相关论文
共 50 条
  • [31] 2 ADDERS FORM BCD SUBTRACTOR
    BICE, PK
    ELECTRONICS, 1972, 45 (04): : 78 - &
  • [32] Quantum ternary parallel adder/subtractor with partially-look-ahead carry
    Khan, Mozarnmel H. A.
    Perkowski, Marek A.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (07) : 453 - 464
  • [33] Designing novel reversible BCD adder and parallel adder/subtraction using new reversible logic gates
    Zhou, Rigui
    Zhang, Manqun
    Wu, Qian
    Shi, Yang
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (10) : 1395 - 1414
  • [34] A novel efficient coplanar QCA full adder and full subtractor design
    Laajimi, Radhouane
    Touil, Lamjed
    Bahar, Ali Newaz
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (08) : 1431 - 1446
  • [35] New Design of Reversible Full Adder/Subtractor Using R Gate
    Montaser, Rasha
    Younes, Ahmed
    Abdel-Aty, Mahmoud
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (01) : 167 - 183
  • [36] Low power Optimum Design of BCD Adder in Reversible Logic
    Tara, Nazma
    Sufian, Md. Kamal Ibne
    Islam, Md. Shafiqul
    Roy, Ganopati
    Sharmin, Selina
    2017 IEEE INTERNATIONAL WIE CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (IEEE WIECON-ECE 2017), 2017, : 215 - 218
  • [37] Design of BCD adder with five input majority gate for QCA
    Arulkarthick, V. J.
    Rathinaswamy, Abinaya
    Srihari, K.
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 75
  • [38] Design of High Speed BCD Adder Using CMOS Technology
    Al Share, Abdelsalam
    Zghoul, Fadi Nessir
    Al-Khaleel, Osama
    Al-Khaleel, Mohammad
    Papachristou, Chris
    IEEE ACCESS, 2023, 11 : 141628 - 141639
  • [39] New Design of Reversible Full Adder/Subtractor Using R Gate
    Rasha Montaser
    Ahmed Younes
    Mahmoud Abdel-Aty
    International Journal of Theoretical Physics, 2019, 58 : 167 - 183
  • [40] Design of Full Adder/Subtractor using Irreversible IG-A Gate
    Chowdhury, Adib Kabir
    Tan, Daniel Yong Wen
    Yew, Simon Lau Boung
    Wyai, Gary Loh Chee
    Madon, Bakri
    Thangarajah, Akilan
    2015 2ND INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATIONS, AND CONTROL TECHNOLOGY (I4CT), 2015,
12345