Design of novel reversible carry look-ahead BCD subtractor

被引:0
|
作者
Thapliyal, Himanshu [1 ]
Gupta, Sumedha K. [2 ]
机构
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore, Singapore
[2] Osmania Univ, Dept Elect & Commun Engn, Hyderabad, Andhra Pradesh, India
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
IEEE 754r is the ongoing revision to the IEEE 754 floating point standard. A major enhancement to the standard is the addition of decimal format, thus the design of BCD arithmetic units is likely to get significant attention. Firstly, this paper introduces a novel carry look-ahead BCD adder and then builds a novel carry look-ahead BCD subtractor based on it. Secondly, it introduces the reversible logic implementation of the proposed carry look-ahead BCD subtractor. We have tried to design the reversible logic implementation of the BCD Subtractor optimal in terms of number of reversible gates used and garbage outputs produced Thus, the proposed work will be of significant value as the technologies mature.
引用
下载
收藏
页码:253 / +
页数:2
相关论文
共 50 条
  • [1] Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates
    Maryam Rahmati
    Monireh Houshmand
    Masoud Houshmand Kaffashian
    Journal of Computational Electronics, 2017, 16 : 856 - 866
  • [2] Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates
    Rahmati, Maryam
    Houshmand, Monireh
    Kaffashian, Masoud Houshmand
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 856 - 866
  • [3] Optimized Carry Look-Ahead BCD Adder Using Reversible Logic
    Tiwari, Kanchan
    Khopade, Amar
    Jadhav, Pankaj
    TECHNOLOGY SYSTEMS AND MANAGEMENT, 2011, 145 : 260 - 265
  • [4] Progress in reversible processor design: A novel methodology for reversible carry look-ahead adder
    Department of Computer Science and Engineering, University of South Florida, United States
    不详
    不详
    Thapliyal, H. (hthapliy@cse.usf.edu), 1600, Springer Verlag (7420):
  • [5] A novel carry-look ahead approach to an unified BCD and binary adder/subtractor
    Veeramachaneni, Sreehari
    Krishna, Kirthi M.
    Prateek, G., V
    Subroto, S.
    Bharat, S.
    Srinivas, M. B.
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 547 - 552
  • [6] A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry
    Khan, Mozammel H. A.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (12) : 1113 - 1121
  • [7] A Carry Look-ahead Adder Designed by Reversible Logic
    Wang, Junchao
    Choi, Ken
    2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 216 - 217
  • [8] Design of a Compact Reversible Carry Look-Ahead Adder Using Dynamic Programming
    Lisa, Nusrat Jahan
    Babu, Hafiz Md. Hasan
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 238 - 243
  • [9] A novel reversible TSG gate and its application for designing reversible carry look-ahead and other adder architectures
    Thapliyal, H
    Srinivas, MB
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 805 - 817
  • [10] PIPELINED CARRY LOOK-AHEAD ADDER
    CRAWLEY, DG
    AMARATUNGA, GAJ
    ELECTRONICS LETTERS, 1986, 22 (12) : 661 - 662