共 50 条
- [1] Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates [J]. Journal of Computational Electronics, 2017, 16 : 856 - 866
- [4] A Carry Look-ahead Adder Designed by Reversible Logic [J]. 2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 216 - 217
- [5] Design of novel reversible carry look-ahead BCD subtractor [J]. ICIT 2006: 9TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, 2006, : 253 - +
- [8] Optimized Carry Look-Ahead BCD Adder Using Reversible Logic [J]. TECHNOLOGY SYSTEMS AND MANAGEMENT, 2011, 145 : 260 - 265
- [9] Progress in reversible processor design: A novel methodology for reversible carry look-ahead adder [J]. Lect. Notes Comput. Sci., (73-97):
- [10] VARIANTS OF AN IMPROVED CARRY LOOK-AHEAD ADDER [J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1110 - 1113