A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry

被引:20
|
作者
Khan, Mozammel H. A. [1 ]
机构
[1] East West Univ, Dept Comp Sci & Engn, Dhaka 1212, Bangladesh
关键词
Arithmetic circuit; Encoded binary logic; Logic synthesis; Quaternary logic; Quaternary controlled gate; Quantum logic; Reversible logic;
D O I
10.1016/j.sysarc.2008.05.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multiple-Valued quantum logic Circuits ire a promising choice for future quantum computing technology since they have several advantages over binary quantum logic Circuits. Adder/subtractor is the major component of the ALU of a Computer and is also used in quantum oracles. In this paper, we propose a recursive method of hand synthesis of reversible quaternary full-adder circuit using macro-level quaternary controlled gates built oil the top of ion-trap realizable 1-qudit quantum gates and 2-qudit Muthu-krishnan-Stroud quantum gates. Based on this quaternary full-adder circuit we propose a reversible circuit realizing quaternary parallel adder/subtractor with look-ahead carry. We also show the way of adapting the quaternary parallel adder/subtractor Circuit to an encoded binary parallel adder/subtractor circuit by grouping two qubits together into quaternary qudit values. (c) 2008 Elsevier B.V. All rights reserved.
引用
收藏
页码:1113 / 1121
页数:9
相关论文
共 50 条
  • [1] Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates
    Maryam Rahmati
    Monireh Houshmand
    Masoud Houshmand Kaffashian
    [J]. Journal of Computational Electronics, 2017, 16 : 856 - 866
  • [2] Novel designs of a carry/borrow look-ahead adder/subtractor using reversible gates
    Rahmati, Maryam
    Houshmand, Monireh
    Kaffashian, Masoud Houshmand
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 856 - 866
  • [3] Quantum ternary parallel adder/subtractor with partially-look-ahead carry
    Khan, Mozarnmel H. A.
    Perkowski, Marek A.
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (07) : 453 - 464
  • [4] A Carry Look-ahead Adder Designed by Reversible Logic
    Wang, Junchao
    Choi, Ken
    [J]. 2014 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2014, : 216 - 217
  • [5] Design of novel reversible carry look-ahead BCD subtractor
    Thapliyal, Himanshu
    Gupta, Sumedha K.
    [J]. ICIT 2006: 9TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, 2006, : 253 - +
  • [6] FAST HYBRID PARALLEL CARRY LOOK-AHEAD ADDER
    KOSTRZEWSKI, A
    KIM, DH
    LI, Y
    EICHMANN, G
    [J]. OPTICS LETTERS, 1990, 15 (16) : 915 - 917
  • [7] PIPELINED CARRY LOOK-AHEAD ADDER
    CRAWLEY, DG
    AMARATUNGA, GAJ
    [J]. ELECTRONICS LETTERS, 1986, 22 (12) : 661 - 662
  • [8] Optimized Carry Look-Ahead BCD Adder Using Reversible Logic
    Tiwari, Kanchan
    Khopade, Amar
    Jadhav, Pankaj
    [J]. TECHNOLOGY SYSTEMS AND MANAGEMENT, 2011, 145 : 260 - 265
  • [9] Progress in reversible processor design: A novel methodology for reversible carry look-ahead adder
    Department of Computer Science and Engineering, University of South Florida, United States
    不详
    不详
    [J]. Lect. Notes Comput. Sci., (73-97):
  • [10] VARIANTS OF AN IMPROVED CARRY LOOK-AHEAD ADDER
    DORAN, RW
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1110 - 1113