Design of novel reversible carry look-ahead BCD subtractor

被引:0
|
作者
Thapliyal, Himanshu [1 ]
Gupta, Sumedha K. [2 ]
机构
[1] Nanyang Technol Univ, Sch Comp Engn, Singapore, Singapore
[2] Osmania Univ, Dept Elect & Commun Engn, Hyderabad, Andhra Pradesh, India
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
IEEE 754r is the ongoing revision to the IEEE 754 floating point standard. A major enhancement to the standard is the addition of decimal format, thus the design of BCD arithmetic units is likely to get significant attention. Firstly, this paper introduces a novel carry look-ahead BCD adder and then builds a novel carry look-ahead BCD subtractor based on it. Secondly, it introduces the reversible logic implementation of the proposed carry look-ahead BCD subtractor. We have tried to design the reversible logic implementation of the BCD Subtractor optimal in terms of number of reversible gates used and garbage outputs produced Thus, the proposed work will be of significant value as the technologies mature.
引用
下载
收藏
页码:253 / +
页数:2
相关论文
共 50 条
  • [21] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder
    Nagamani, A. N.
    Ashwin, S.
    Agrawal, Vinod Kumar
    2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779
  • [22] Efficient design of 32-bit comparator using carry look-ahead logic
    Veeramachaneni, Sreehari
    Krishna, M. Kirthi
    Avinash, Lingamneni
    Reddy, Sreekanth P.
    Srinivas, M. B.
    2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 139 - 142
  • [23] LOOK-AHEAD CIRCUIT FOR CSD-CODE CARRY DETERMINATION
    HERRFELD, A
    HENTSCHKE, S
    ELECTRONICS LETTERS, 1995, 31 (06) : 434 - 435
  • [24] An Asnchrobatic, radix-four carry look-ahead adder
    Willingham, David J.
    Kale, Izzet
    PRIME: 2008 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PROCEEDINGS, 2008, : 105 - 108
  • [25] Low power hierarchical multiplier and carry look-ahead architecture
    Thapliyal, Himanshu
    Gopi, Neela
    Kumar, K. K. Pavan
    Srinivas, M. B.
    2006 IEEE INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2006, : 88 - +
  • [26] An Efficient Approach for Designing a Reversible Fault Tolerant n-Bit Carry Look-Ahead Adder
    Babu, Hafiz Md. Hasan
    Jamal, Lafifa
    Saleheen, Nazir
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 98 - 103
  • [27] IMPLEMENTATION OF CARRY LOOK-AHEAD ADDER WITH SPATIAL LIGHT MODULATORS
    GOLSHAN, R
    BEDI, JS
    OPTICS COMMUNICATIONS, 1988, 68 (03) : 175 - 178
  • [28] NOTE ON THE RESISTANCE THROUGH A STATIC CARRY LOOK-AHEAD GATE
    NODINE, M
    FIBONACCI QUARTERLY, 1990, 28 (02): : 102 - 106
  • [29] Quantum ternary parallel adder/subtractor with partially-look-ahead carry
    Khan, Mozarnmel H. A.
    Perkowski, Marek A.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2007, 53 (07) : 453 - 464
  • [30] FPGA Implementation of Synchronous Section-Carry Based Carry Look-ahead Adders
    Preethi, K.
    Balasubramanian, P.
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,