共 50 条
- [21] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder 2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779
- [22] Efficient design of 32-bit comparator using carry look-ahead logic 2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 139 - 142
- [24] An Asnchrobatic, radix-four carry look-ahead adder PRIME: 2008 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PROCEEDINGS, 2008, : 105 - 108
- [25] Low power hierarchical multiplier and carry look-ahead architecture 2006 IEEE INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2006, : 88 - +
- [26] An Efficient Approach for Designing a Reversible Fault Tolerant n-Bit Carry Look-Ahead Adder 2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 98 - 103
- [28] NOTE ON THE RESISTANCE THROUGH A STATIC CARRY LOOK-AHEAD GATE FIBONACCI QUARTERLY, 1990, 28 (02): : 102 - 106
- [30] FPGA Implementation of Synchronous Section-Carry Based Carry Look-ahead Adders 2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,