RF characterization and modelling of high density Through Silicon Vias for 3D chip stacking

被引：17

作者：

Cadix, L. ^{[1
,2
]}

Bermond, C. ^{[2
]}

Fuchs, C.

Farcy, A. ^{[1
]}

Leduc, P. ^{[3
]}

DiCioccio, L. ^{[3
]}

Assous, M. ^{[3
]}

Rousseau, M. ^{[1
,3
]}

Lorut, F. ^{[1
]}

Chapelon, L. L. ^{[1
]}

Flechet, B. ^{[2
]}

Sillon, N. ^{[3
]}

Ancey, P. ^{[1
]}

机构：

[1] STMicroelectronics, F-38926 Crolles, France

[2] Univ Savoie, IMEP, LAHC, F-73376 Le Bourget Du Lac, France

[3] CEA, Leti, F-38054 Grenoble, France

来源：

MICROELECTRONIC ENGINEERING | 2010年 / 87卷 / 03期

关键词：

TSV; Electrical properties; Modelling; 3D integration;

D O I：

10.1016/j.mee.2009.08.026

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

3D integration including Through Silicon Vias is more and more considered as the solution to overcome conventional 2D IC issues. In this way, TSV analytical equivalent models are hardly required to achieve 3D products and to make design recommendations. In this paper, a 3D process flow is detailed and used to integrate specific RF structures including copper-filled TSVs with 3 mu m wide and 15 mu m deep dimensions. Both measurements and simulations of these structures lead to the extraction of frequency-dependent parameters and the building of a SPICE compatible pi-shaped analytical parametrical model of the TSV. (C) 2009 Elsevier B.V. All rights reserved.

引用

页码：491 / 495

页数：5

共 50 条

[31] Testing 3D Chips Containing Through-Silicon Vias
Marinissen, Erik Jan
Zorian, Yervant
ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 569 - +
[32] Inspection and metrology for through-silicon vias and 3D integration
Rudack, Andrew C.
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVI, PTS 1 AND 2, 2012, 8324
[33] Thermomechanical Reliability of Through-Silicon Vias in 3D Interconnects
Lu, Kuan-Hsun
Ryu, Suk-Kyu
Im, Jay
Huang, Rui
Ho, Paul S.
2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
[34] Wideband low power distribution network impedance of high chip density package using 3-D stacked through silicon vias
Pak, Jun So
Ryu, Chunghyun
Kim, Jaemin
Shim, Yujeong
Kim, Gawon
Kim, Joungho
2008 ASIA-PACIFIC SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY AND 19TH INTERNATIONAL ZURICH SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, VOLS 1 AND 2, 2008, : 351 - 354
[35] Reliability testing of through-silicon vias for high-current 3D applications
Wright, Steven L.
Andry, Paul S.
Sprogis, Edmund
Dang, Bing
Polastre, Robert J.
58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 879 - +
[36] HIGH FREQUENCY CHARACTERIZATION OF SILICON SUBSTRATE AND THROUGH SILICON VIAS
Duan, Xiaomin
Boettcher, Mathias
Dahl, David
Schuster, Christian
Tschoban, Christian
Ndip, Ivan
Lang, Klaus-Dieter
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1544 - 1550
[37] Measurement-based electrical characterization of through silicon vias and transmission lines for 3D integration
Sun, Xin
Fang, Runiu
Zhu, Yunhui
Zhong, Xiao
Bian, Yuan
Guan, Yong
Miao, Min
Chen, Jing
Jin, Yufeng
MICROELECTRONIC ENGINEERING, 2016, 149 : 145 - 152
[38] Thermo-Mechanical Behavior of Through Silicon Vias in a 3D Integrated Package with Inter-Chip Microbumps
Liu, Xi
Chen, Qiao
Sundaram, Venkatesh
Simmons-Matthews, Margaret
Wachtler, Kurt P.
Tummala, Rao R.
Sitaraman, Suresh K.
2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1190 - 1195
[39] Stress measurements in tungsten coated through silicon vias for 3D integration
Krauss, C.
Labat, S.
Escoubas, S.
Thomas, O.
Carniello, S.
Teva, J.
Schrank, F.
THIN SOLID FILMS, 2013, 530 : 91 - 95
[40] Thermomechanical Reliability Challenges For 3D Interconnects With Through-Silicon Vias
Ryu, Suk-Kyu
Lu, Kuan-Hsun
Zhang, Xuefeng
Im, Jay
Ho, Paul S.
Huang, Rui
STRESS-INDUCED PHENOMENA IN METALLIZATION, 2010, 1300 : 189 - +

← 1 2 3 4 5 →