RF characterization and modelling of high density Through Silicon Vias for 3D chip stacking

被引：17

作者：

Cadix, L. ^{[1
,2
]}

Bermond, C. ^{[2
]}

Fuchs, C.

Farcy, A. ^{[1
]}

Leduc, P. ^{[3
]}

DiCioccio, L. ^{[3
]}

Assous, M. ^{[3
]}

Rousseau, M. ^{[1
,3
]}

Lorut, F. ^{[1
]}

Chapelon, L. L. ^{[1
]}

Flechet, B. ^{[2
]}

Sillon, N. ^{[3
]}

Ancey, P. ^{[1
]}

机构：

[1] STMicroelectronics, F-38926 Crolles, France

[2] Univ Savoie, IMEP, LAHC, F-73376 Le Bourget Du Lac, France

[3] CEA, Leti, F-38054 Grenoble, France

来源：

MICROELECTRONIC ENGINEERING | 2010年 / 87卷 / 03期

关键词：

TSV; Electrical properties; Modelling; 3D integration;

D O I：

10.1016/j.mee.2009.08.026

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

3D integration including Through Silicon Vias is more and more considered as the solution to overcome conventional 2D IC issues. In this way, TSV analytical equivalent models are hardly required to achieve 3D products and to make design recommendations. In this paper, a 3D process flow is detailed and used to integrate specific RF structures including copper-filled TSVs with 3 mu m wide and 15 mu m deep dimensions. Both measurements and simulations of these structures lead to the extraction of frequency-dependent parameters and the building of a SPICE compatible pi-shaped analytical parametrical model of the TSV. (C) 2009 Elsevier B.V. All rights reserved.

引用

页码：491 / 495

页数：5

共 50 条

[41] THERMAL STRESS OF THROUGH SILICON VIAS AND SI CHIPS IN 3D SIP
Kinoshita, Takahiro
Kawakami, Takashi
Hori, Tatsuhiro
Matsumoto, Keiji
Kohara, Sayuri
Orii, Yasumitsu
Yamada, Fumiaki
Kada, Morihiro
PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 325 - +
[42] Fabrication and Optimization of High Aspect Ratio Through-Silicon-Vias Electroplating for 3D Inductor
Li, Haiwang
Liu, Jiasi
Xu, Tiantong
Xia, Jingchao
Tan, Xiao
Tao, Zhi
MICROMACHINES, 2018, 9 (10):
[43] CMOS-compatible through silicon vias for 3D process integration
Tsang, Cornelia K.
Andry, Paul S.
Sprogis, Edmund J.
Patel, Chirag S.
Webb, Bucknell C.
Manzer, Dennis G.
Knickerbocker, John U.
ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 145 - +
[44] ELECTROMAGNETIC MODELING OF MASSIVELY COUPLED THROUGH SILICON VIAS FOR 3D INTERCONNECTS
Wu, Boping
Gu, Xiaoxiong
Tsang, Leung
Ritter, Mark B.
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2011, 53 (06) : 1204 - 1206
[45] Impact of Barrier Integrity on Liner Reliability in 3D Through Silicon Vias
Li, Yunlong
Civale, Yann
Oba, Yoshiyuki
Cockburn, Andrew
Park, Jin Hee
Beyne, Eric
De Wolf, Ingrid
Croes, Kristof
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[46] Characteristics of High Frequency and High Density Through Silicon Vias (TSVs)
Wang Qidong
Guo Xueping
Wang Huijuan
Dai Fengwei
Zhou Jing
Gao Wei
Li Jun
Cao Liqiang
Wan Lixi
Guidotti, Daniel
2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 552 - 555
[47] Wafer Level 3D System integration based on Silicon Interposers with Through Silicon Vias
Zoschke, Kai
Oppermann, Hermann
Manier, C. -A.
Ndip, Ivan
Puschmann, Rene
Ehrmann, Oswin
Wolf, Juergen
Lang, Klaus-Dieter
PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 8 - 13
[48] Reliability Assessment of 3D Chip Stacking Package Using Metal Bonding and Through Silicon Via Technologies
Syu, Shih-Yi
Hung, Tuan-Yu
Huang, Chao-Jen
Wang, Han-Jung
Lee, Hsin-Li
Chiang, Kuo-Ning
PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 125 - +
[49] Fabrication and Electrical Characterization of 5x50um Through Silicon Vias for 3D Integration
Bhushan, Bharat
Yu, Minrui
Dukovic, John
Wong, Loke Yuen
Kitowski, Aksel
Park, Mun Kyu
Hua, John
Bolagond, Shwetha
Chan, Anthony C-T
Toh, Chin Hock
Sundarrajan, Arvind
Kumar, Niranjan
Ramaswami, Sesh
PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
[50] Enabling technologies for 3D chip stacking
Leduc, Patrick
Di Cioccio, Lea
Charlet, Barbara
Rousseau, Maxime
Assous, Myriamn
Bouchu, David
Roule, Anne
Zussy, Marc
Gueguen, Pierric
Roman, Antonio
Rozeau, Olivier
Heitzmann, Michel
Nieto, Jean-Pierre
Vandroux, Laurent
Haumesser, Paul-Henri
Quenouillere, Remi
Toffoli, Alain
Sixt, Pierre
Maitrejean, Sylvain
Clavelier, Laurent
Sillon, Nicolas
2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 76 - 78

← 1 2 3 4 5 →