Effect of Source/Drain Asymmetry on the Performance of Z-RAM® Devices

被引：0

作者：

Mohapatra, N. R. ^{[1
]}

vanBentum, R. ^{[1
]}

Pruefer, E. ^{[1
]}

Maszara, W. P. ^{[1
]}

Caillat, C. ^{[2
]}

Chalupa, Z. ^{[2
]}

Johnson, Z. ^{[2
]}

Fisch, D. ^{[2
]}

机构：

[1] AMD Fab36 LLC & Co KG, Wilschdorfer Landstr 101, D-01109 Dresden, Germany

[2] Innovat Silicon, PSE B, CH-1015 Lausanne, Switzerland

来源：

2009 IEEE INTERNATIONAL SOI CONFERENCE | 2009年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper, the performance of Zero capacitor RAM (Z-RAM (R)) devices, developed in a 45nm SOI CMOS technology, is compared with both symmetric and asymmetric doping schemes. It is shown that the asymmetrically doped Z-RAM (AD) devices offer much better memory performance compared to the symmetrically doped Z-RAM (SD) devices.

引用

页码：39 / +

页数：2

共 50 条

[1] Z-RAM Takes on DRAM
Savage, Neil
IEEE SPECTRUM, 2010, 47 (07) : 18 - 18
[2] New generation of Z-RAM
Okhonin, S.
Nagoga, M.
Carman, E.
Beffa, R.
Faraoni, E.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 925 - 928
[3] Z-RAM steps into SRAM's territory
Innovative Silicon, Switzerland
Electron Des, 2006, 28 (18):
[4] Ultra-scaled Z-RAM cell
Okhonin, S.
Nagoga, M.
Lee, C. -W.
Colinge, J. -P.
Afzalian, A.
Yan, R.
Akhavan, N. Dehdashti
Xiong, W.
Sverdlov, V.
Selberherr, S.
Mazure, C.
2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 157 - +
[5] Retention characteristics of zero-capacitor RAM (Z-RAM) cell based on FinFET and Tri-Gate devices
Nagoga, M
Okhonin, S
Bassin, C
Fazan, P
Xiong, W
Cleavelin, CR
Schulz, T
Schruefer, K
Gostkowski, M
Patruno, P
Maleville, C
2005 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2005, : 203 - 204
[6] MODELING AND SIMULATION OF ADVANCED FLOATING BODY Z-RAM MEMORY CELLS
Sverdlov, Viktor
Selberherr, Siegfried
EUROPEAN SIMULATION AND MODELLING CONFERENCE 2008, 2008, : 380 - 384
[7] Highly scalable Z-RAM with remarkably long data retention for DRAM application
Jang, Tae-Su
Kim, Joong-Sik
Hwang, Sang-Min
Oh, Young-Hoon
Rho, Kwang-Myung
Chung, Seoung-Ju
Chung, Su-Ock
Oh, Jae-Geun
Bhardwaj, Sunil
Kwon, Jungtae
Kim, David
Nagoga, Mikhail
Kim, Yong-Taik
Cha, Seon-Yong
Moon, Seung-Chan
Chung, Sung-Woong
Hong, Sung-Joo
Park, Sung-Wook
2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 234 - +
[8] Scaling limits of double-gate and surround-gate Z-RAM cells
Butt, Nauman Z.
Alam, Muhammad Ashraful
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2255 - 2262
[9] Innovative Approach to drive Floating Body Z-RAM® Embedded Memory to 32 nm and beyond
Fisch, David
2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 87 - 88
[10] Vertical Double Gate Z-RAM technology with remarkable low voltage operation for DRAM application
Kim, Joong-Sik
Chung, Sung-Woong
Jang, Tae-Su
Lee, Seung-Hwan
Son, Dong-Hee
Chung, Seoung-Ju
Hwang, Sang-Min
Banna, Srinivasa
Bhardwaj, Sunil
Gupta, Mayank
Kwon, Jungtae
Kim, David
Popov, Greg
Gopinath, Venkatesh
Van Buskirk, Michael
Cho, Sang-Hoon
Roh, Jae-Sung
Hong, Sung-Joo
Park, Sung-Wook
2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 163 - +

← 1 2 3 4 5 →