Effect of Source/Drain Asymmetry on the Performance of Z-RAM® Devices

被引：0

作者：

Mohapatra, N. R. ^{[1
]}

vanBentum, R. ^{[1
]}

Pruefer, E. ^{[1
]}

Maszara, W. P. ^{[1
]}

Caillat, C. ^{[2
]}

Chalupa, Z. ^{[2
]}

Johnson, Z. ^{[2
]}

Fisch, D. ^{[2
]}

机构：

[1] AMD Fab36 LLC & Co KG, Wilschdorfer Landstr 101, D-01109 Dresden, Germany

[2] Innovat Silicon, PSE B, CH-1015 Lausanne, Switzerland

来源：

2009 IEEE INTERNATIONAL SOI CONFERENCE | 2009年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

In this paper, the performance of Zero capacitor RAM (Z-RAM (R)) devices, developed in a 45nm SOI CMOS technology, is compared with both symmetric and asymmetric doping schemes. It is shown that the asymmetrically doped Z-RAM (AD) devices offer much better memory performance compared to the symmetrically doped Z-RAM (SD) devices.

引用

页码：39 / +

页数：2

共 50 条

[21] SERIES RESISTANCE OF DEVICES WITH SUBMICROMETER SOURCE DRAIN AREAS
LEE, VV
BIELLAK, SA
CHO, JS
WONG, SS
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (12) : 664 - 666
[22] The degradation of MOS devices by source/drain ion implantation
Lee, S
Son, J
Yoon, J
Huh, K
Yang, DY
1996 1ST INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1996, : 210 - 212
[23] Patterning spacer source drain cavities in CFET devices
Choudhury, S.
Mannaert, G.
Lima, L. P. B.
Demuynck, S.
Koo, I. G.
Lazzarino, F.
ADVANCED ETCH TECHNOLOGY AND PROCESS INTEGRATION FOR NANOPATTERNING XIII, 2024, 12958
[24] Novel enhanced stressor with graded embedded SiGe source/drain for high performance CMOS devices
Han, J. -P.
Utomo, H.
Teo, L. W.
Rovedo, N.
Luo, Z.
Krishnasamy, R.
Stierstorfer, R.
Chong, Y. F.
Fang, S.
Ng, H.
Holt, J.
Adam, T. N.
Kempisty, J.
Gutmann, A.
Schepis, D.
Mishra, S.
Zhuang, H.
Kim, J. J.
Li, J.
Murphy, R.
Davis, R.
Lawrence, B. St.
Madan, A.
Turansky, A.
Burns, I.
Loesing, R.
Kim, S. -D.
Lindsay, R.
Chiulli, G.
Amos, R.
Hierlemann, M.
Shum, D.
Ku, J. H.
Sudijono, J.
Ieong, M.
2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 748 - +
[25] Effect of Source & Drain Side Abutting on the Low Current Filamentation in LDMOS-SCR Devices
Monishmurali, M.
Kranthi, Nagothu Karmel
Boselli, Gianluca
Shrivastava, Mayank
2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
[26] EFFECT OF PARTIAL SOURCE DRAIN METAL STRAPPING ON MOS TRANSISTOR PERFORMANCE.
Krieger, Gadi
IEEE Transactions on Electron Devices, 1986, ED-33 (09) : 1389 - 1391
[27] Effect of source/drain preparation on the performance of oxide thin-film transistors
Xu Hua
Lan Lin-Feng
Li Min
Luo Dong-Xiang
Xiao Peng
Lin Zhen-Guo
Ning Hong-Long
Peng Jun-Biao
ACTA PHYSICA SINICA, 2014, 63 (03)
[28] THE EFFECT OF PARTIAL SOURCE DRAIN METAL STRAPPING ON MOS-TRANSISTOR PERFORMANCE
KRIEGER, G
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (09) : 1389 - 1391
[29] Tensile Stress Effect on Performance of a-IGZO TFTs With Source/Drain Offsets
Hasan, Md Mehedi
Billah, Mohammad Masum
Jang, Jin
IEEE ELECTRON DEVICE LETTERS, 2018, 39 (02) : 204 - 207
[30] PMOS SOURCE/DRAIN EXTENSION DOPANT SPECIES EFFECT ON DEVICE AND SRAM PERFORMANCE
Liu, Jinhua
Zhou, June
Wang, William
Guo, Rita
Zhang, Leo
Shen, ZhaoXu
Wang, Brisk
Zhou, Allan
Hao, Humbert
Cui, Jimmy
Ning, Jay
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 103 - 106

← 1 2 3 4 5 →