共 50 条
- [12] Reverse conversion architectures for Signed-Digit Residue Number systems 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2701 - +
- [14] HYBRID SIGNED-DIGIT LOGARITHMIC NUMBER SYSTEM PROCESSOR IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (04): : 205 - 210
- [16] A new method for conversion of a 2's complement to canonic signed digit number system and its representation THIRTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1997, : 904 - 907
- [17] Efficient squaring circuit using canonical signed-digit number representation IEICE ELECTRONICS EXPRESS, 2014, 11 (02):
- [18] Residue arithmetic circuits based on signed-digit number representation and the VHDL implementation NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 218 - 221
- [20] Fast residue arithmetic multipliers based on signed-digit number system ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 263 - 266