共 50 条
- [1] Booth memoryless modular multiplier with signed-digit number representation [J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 21 - 24
- [4] Bidirectional conversion to minimum signed-digit representation [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2413 - +
- [5] A novel Redundant Binary Signed-Digit (RBSD) Booth's Encoding [J]. IEEE SOUTHEASTCON 2002: PROCEEDINGS, 2002, : 426 - 431
- [7] New Residue Signed-Digit Addition Algorithm [J]. PROCEEDINGS OF THE FUTURE TECHNOLOGIES CONFERENCE (FTC) 2019, VOL 2, 2020, 1070 : 390 - 396
- [9] Modular Multipliers Using a Modified Residue Addition Algorithm with Signed-Digit Number Representation [J]. IMECS 2009: INTERNATIONAL MULTI-CONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2009, : 494 - 499
- [10] Residue arithmetic circuits using a signed-digit number representation [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 24 - 27