Residue arithmetic circuits using a signed-digit number representation

被引：0

作者：

Wei, SG ^{[1
]}

Shimizu, K ^{[1
]}

机构：

[1] Gunma Univ, Dept Comp Sci, Gunma, Japan

来源：

ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY | 2000年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A new concept on residue arithmetic using a radix-2 signed-digit(SD) number representation is presented, by which memoryless residue arithmetic circuits using SD adders can be implemented. For a given modulus m, 2(P) - 1 less than or equal to m less than or equal to 2(P) + 2(P-1) - 1, in a residue number system(RNS), the module m addition is performed by using two p-digit SD adders. Thus, the module m addition time is independent of the word length of operands. When m = 2(P) or m = 2(P) +/- 1, especially, the modulo m addition is implemented by only using one SD adder. Moreover, a module m multiplier can be constructed using a binary module m SD adder tree, so that the module m multiplication can be performed in a time proportional to log(2)p.

引用

页码：24 / 27

页数：4

共 50 条

[1] Residue arithmetic circuits based on signed-digit number representation and the VHDL implementation
Wei, SG
Shimizu, K
[J]. NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 218 - 221
[2] Fast Signed-Digit Arithmetic Circuits for Residue Number Systems
Wei, Shugang
[J]. 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 344 - 347
[3] A novel residue arithmetic hardware algorithm using a signed-digit number representation
Wei, SG
Shimizu, K
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (12) : 2056 - 2064
[4] Error detection of arithmetic circuits using a residue checker with signed-digit number system
Wei, SG
Shimizu, K
[J]. 2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 72 - 77
[5] Arithmetic circuits combining residue and signed-digit representations
Lindström, A
Nordseth, M
Bengtsson, L
Omondi, A
[J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, 2003, 2823 : 246 - 257
[6] Residue checker with signed-digit arithmetic for error detection of arithmetic circuits
Wei, SG
Shimizu, K
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (01) : 41 - 53
[7] Residue arithmetic circuits based on the signed-digit multiple-valued arithmetic circuits
Wei, SG
Shimizu, K
[J]. 1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 276 - 281
[8] Fast residue arithmetic multipliers based on signed-digit number system
Wei, SG
Shimizu, K
[J]. ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 263 - 266
[9] Residue Checker Using Optimal Signed-Digit Adder Tree for Error Detection of Arithmetic Circuits
Wei, Shugang
[J]. TENCON 2014 - 2014 IEEE REGION 10 CONFERENCE, 2014,
[10] Modular Multipliers Using a Modified Residue Addition Algorithm with Signed-Digit Number Representation
Wei, Shugang
[J]. IMECS 2009: INTERNATIONAL MULTI-CONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2009, : 494 - 499

← 1 2 3 4 5 →