共 50 条
- [4] On-the-fly conversion from signed-digit number system into complement representation [J]. 2006 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES,VOLS 1-3, 2006, : 241 - +
- [6] Residue arithmetic circuits using a signed-digit number representation [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 24 - 27
- [7] An ASIC design for decimation filter with canonic signed-digit representation [J]. 2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2008), 2008, : 315 - 318
- [9] MODIFIED SIGNED-DIGIT ARITHMETIC BASED ON REDUNDANT BIT REPRESENTATION [J]. APPLIED OPTICS, 1994, 33 (26): : 6146 - 6156
- [10] Booth memoryless modular multiplier with signed-digit number representation [J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 21 - 24