共 50 条
- [1] Residue arithmetic circuits using a signed-digit number representation [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 24 - 27
- [4] Booth memoryless modular multiplier with signed-digit number representation [J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 21 - 24
- [6] Modular Multipliers Using a Modified Residue Addition Algorithm with Signed-Digit Number Representation [J]. IMECS 2009: INTERNATIONAL MULTI-CONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2009, : 494 - 499
- [9] Crossover and mutation in genetic algorithms employing canonical signed-digit number system [J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 702 - 705
- [10] An Efficient Diminished-1 Modulo 2n+1 Multiplier Using Signed-Digit Number Representation [J]. TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,