An Efficient Diminished-1 Modulo 2n+1 Multiplier Using Signed-Digit Number Representation

被引：0

作者：

Tanaka, Yuuki ^{[1
]}

Wei, Shugang ^{[1
]}

机构：

[1] Gunma Univ, Fac Sci & Technol, Div Mech Sci & Technol, Gunma 3730057, Japan

来源：

TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE | 2015年

关键词：

Modulo 2(n)+1 multipliers; diminished-1 number representation; residue number system; VLSI design;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a new modulo 2(n) + 1 multiplier for the diminished-1 representation. Our algorithm generates inverted right perpendicularn/4inverted left perpendicular + 1 Signed-Digit( SD) numbers of n digits as the partial products and sums up these numbers by a multi-operand modulo 2(n) + 1 SD adder. We found that the proposed multiplier is smaller and faster than several proposed circuits.

引用

页数：6

共 50 条

[1] Efficient Diminished-1 Modulo 2n+1 Multiplier Architectures
Lv, Xiaolan
Yao, Ruohe
[J]. PROCEEDINGS OF THE 2014 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2014, : 467 - 472
[2] Efficient modulo 2n+1 multipliers for diminished-1 representation
Chen, J. W.
Yao, R. H.
[J]. IET CIRCUITS DEVICES & SYSTEMS, 2010, 4 (04) : 291 - 300
[3] Efficient diminished-1 modulo 2n+1 multipliers
Efstathiou, C
Vergos, HT
Dimitrakopoulos, G
Nikolos, D
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (04) : 491 - 496
[4] Efficient modulo 2N+1 tree multipliers for diminished-1 operands
Efstathiou, C
Vergos, HT
Dimitrakopoulos, G
Nikolos, D
[J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 200 - 203
[5] On the Diminished-1 Modulo 2n+1 Addition and Subtraction
Efstathiou, Constantinos
Pekmestzi, Kiamal
Moshopoulos, Nikolaos
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (05)
[6] On the modulo 2n+1 multiplication for diminished-1 operands
Efstathiou, C.
Voyiatzis, I.
Sklavos, N.
[J]. SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 228 - +
[7] Diminished-1 modulo 2n+1 squarer design
Vergos, HT
Efstathiou, C
[J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (05): : 561 - 566
[8] Diminished-1 modulo 2n+1 squarer design
Vergos, HT
Efstathiou, C
[J]. PROCEEDINGS OF THE EUROMICRO SYSTEMS ON DIGITAL SYSTEM DESIGN, 2004, : 380 - 386
[9] Handling zero in diminished-1 modulo 2n+1 subtraction
Efstathiou, Costas
Voyiatzis, Ioannis
[J]. 2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 536 - 541
[10] A Unifying Approach for Weighted and Diminished-1 Modulo 2n+1 Addition
Vergos, H. T.
Efstathiou, C.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (10) : 1041 - 1045

← 1 2 3 4 5 →