An Efficient Diminished-1 Modulo 2n+1 Multiplier Using Signed-Digit Number Representation

被引：0

作者：

Tanaka, Yuuki ^{[1
]}

Wei, Shugang ^{[1
]}

机构：

[1] Gunma Univ, Fac Sci & Technol, Div Mech Sci & Technol, Gunma 3730057, Japan

来源：

TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE | 2015年

关键词：

Modulo 2(n)+1 multipliers; diminished-1 number representation; residue number system; VLSI design;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we propose a new modulo 2(n) + 1 multiplier for the diminished-1 representation. Our algorithm generates inverted right perpendicularn/4inverted left perpendicular + 1 Signed-Digit( SD) numbers of n digits as the partial products and sums up these numbers by a multi-operand modulo 2(n) + 1 SD adder. We found that the proposed multiplier is smaller and faster than several proposed circuits.

引用

页数：6

共 50 条

[31] Efficient Modulo 2n+1 Multipliers
Chen, Jian Wen
Yao, Ruo He
Wu, Wei Jing
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (12) : 2149 - 2157
[32] Efficient Online Self-Checking Modulo 2n+1 Multiplier Design
Hong, Wonhak
Modugu, Rajashekhar
Choi, Minsu
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (09) : 1354 - 1365
[33] AREA-EFFICIENT DIMINISHED-1 MULTIPLIER FOR FERMAT NUMBER-THEORETIC TRANSFORM
SUNDER, S
ELGUIBALY, F
ANTONIOU, A
[J]. IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1993, 140 (03): : 211 - 215
[34] VLSI DESIGN FOR DIMINISHED-1 MULTIPLICATION OF INTEGERS MODULO A FERMAT NUMBER
BENAISSA, M
PAJAYAKRIT, A
DLAY, SS
HOLT, AGJ
[J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (03): : 161 - 164
[35] A novel residue arithmetic hardware algorithm using a signed-digit number representation
Wei, SG
Shimizu, K
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (12) : 2056 - 2064
[36] Diminished-one modulo 2n+1 adder design
Vergos, HT
Efstathiou, C
Nikolos, D
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (12) : 1389 - 1399
[37] A multiplicative inverse algorithm based on modulo (2p-1) signed-digit arithmetic for residue to weighted number conversion
Wei, Shugang
[J]. 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 1 - 4
[38] Efficient modulo 2n+1 adder architectures
Vergos, H. T.
Efstathiou, C.
[J]. INTEGRATION-THE VLSI JOURNAL, 2009, 42 (02) : 149 - 157
[39] Design of efficient modulo 2n+1 multipliers
Vergos, H. T.
Efstathiou, C.
[J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (01): : 49 - 57
[40] Number conversions between RNS and mixed-radix number system based on modulo (2P-1) signed-digit arithmetic
Wei, SG
[J]. SBCCI 2005: 18th Symposium on Integrated Circuits and Systems Design, Proceedings, 2005, : 160 - 165

← 1 2 3 4 5 →